EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4S272BC-0165CD8

Description
LVDS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size599KB,18 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

8N4S272BC-0165CD8 Overview

LVDS Output Clock Oscillator

8N4S272BC-0165CD8 Parametric

Parameter NameAttribute value
physical size7.0mm x 5.0mm x 1.55mm
Is SamacsysN
YTEOL0
Objectid1308557833
Reach Compliance Codecompliant
Is it Rohs certified?Yes
Frequency Adjustment - MechanicalNO
longest rise time0.45 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
maximum symmetry53/47 %
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TR
maximum descent time0.45 ns
Nominal operating frequency100 MHz
Oscillator typeLVDS
Nominal supply voltage2.5 V
frequency stability100%
Installation featuresSURFACE MOUNT
Number of terminals6
Package body materialCERAMIC
surface mountYES
Maximum operating temperature70 °C
Minimum operating temperature
LVDS Frequency-Programmable
Crystal Oscillator
IDT8N4S272
DATA SHEET
General Description
The IDT8N4S272 is a Factory Frequency-Programmable Crystal
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock
®
NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory programmed to any in the range from
15.476MHz to 866.67MHz and from 975MHz to 1,300MHz and
supports a very high degree of frequency precision of 218Hz or
better. The extended temperature range supports wireless
infrastructure, telecommunication and networking end equipment
requirements.
Features
Fourth generation FemtoClock
®
NG technology
Factory-programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
One 2.5V, 3.3V LVDS clock output
Output enable control (positive polarity), LVCMOS/LVTTL
compatible
RMS phase jitter @ 231.25MHz (12kHz - 20MHz):
0.48ps (typical), integer PLL feedback configuration
RMS phase jitter @ 231.25MHz (1kHz - 40MHz):
0.50ps (typical), integer PLL feedback configuration
2.5V or 3.3V supply
-40°C to 85°C ambient operating temperature
Available in a lead-free (RoHS 6) 6-pin ceramic package
Block Diagram
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
Pin Assignment
DNU 1
6 V
DD
5 nQ
4 Q
OSC
f
XTAL
2
÷P
÷N
Q
nQ
nOE 2
GND 3
÷MINT,
MFRAC
25
Configuration Register (ROM)
nOE
Pulldown
7
IDT8N4S272
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4S272CCD
REVISION A OCTOBER 3, 2012
1
©2012 Integrated Device Technology, Inc.
Portable Venus washing machine
[font=微软雅黑][size=3][color=#333333]The washing machine can be said to be a very practical invention. It allows us to get rid of the trouble of washing clothes frequently. However, it is not so convenie...
error_echo Mobile and portable
Comparison of the two development boards
What is the difference between the LPC1766 and LM3S8962 development boards? Can anyone give me some advice? Thank you very much!...
zhangjun1960 Microcontroller MCU
CE6 compilation error, please help! Urgent, waiting online
Done Doing PreMakeImage Custom Build Actions makeimg: Check for C:\WINCE600\OSDesigns\YG3501B\YG3501B\RelDir\NANO_ARMV4I_Release\PreMakeImg.bat to run. makeimg: Found localization settings. makeimg: L...
system110 Embedded System
Motor Control Advanced 3——PID Cascade Control (with full code download)
The first two articles introduced [PID speed control](https://bbs.eeworld.com.cn/thread-1166004-1-1.html) and [PID position control](https://bbs.eeworld.com.cn/thread-1166782-1-1.html), which are used...
DDZZ669 Motor Drive Control(Motor Control)
Information sharing: Power supply floating ground measurement
Just as the title!...
feaeaw Power technology
[Evaluation of domestic FPGA Gaoyun GW1N-4 series development board] ——9. Internal OSC and rPLL IP core test
[i=s]This post was last edited by gs001588 on 2022-1-8 12:16[/i][Evaluation of domestic FPGA Gaoyun GW1N-4 series development board] ——9. Internal OSC and rPLL IP core testGW1N-4, GW1N-4B and other se...
gs001588 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2369  1236  393  434  2371  48  25  8  9  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号