82J2E-B28-E12/E12L datasheet, PDF

82J2E-B28-E12/E12L: DescriptionPotentiometer, Conductive Plastic, 1W, 2500ohm, 10% +/-Tol, -1000,1000ppm/Cel,; CategoryPassive components The resistor; File Size1MB，8 Pages; ManufacturerBourns; Websitehttp://www.bourns.com; Environmental Compliance

Download Datasheet Parametric View All

82J2E-B28-E12/E12L Overview

Potentiometer, Conductive Plastic, 1W, 2500ohm, 10% +/-Tol, -1000,1000ppm/Cel,

Parameter Name	Attribute value
Is it Rohs certified?	Yes
Is Samacsys	N
YTEOL	7
Objectid	772041665
Reach Compliance Code	Not Compliant
Country Of Origin	Mexico
ECCN code	EAR99
Terminal surface	Matte Tin (Sn)
Terminal shape	HOOK
Actuator direction	HORIZONTAL
structure	Square
gang number	2
Number of terminals	6
number of turns	1
rotation angle	240 deg
Actuator type	SHAFT
Rated temperature	70 °C
surface mount	NO
JESD-609 code	e3
Package form	PCB Mount
Rated power dissipation(P)	1 W
Resistor type	POTENTIOMETER
technology	CONDUCTIVE PLASTIC
Tolerance	10%
Installation features	PANEL MOUNT
resistance law	LINEAR
Temperature Coefficient	1000 ppm/°C
resistance	2500 Ω
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package height	15.88 mm
Package length	26.04 mm
Package width	15.88 mm

Please help me, why can't the HEX digital tube and OUTS simulation be done? A novice needs help.: module dj (clk_27m,rst_n,fangxiang,sudu,outf,outs,count_gd,HEX1,HEX2,HEX3,HEX4);input clk_27m;input rst_n;input fangxiang;input sudu;input count_gd;output outf,outs;output [6:0]HEX1,HEX2,HEX3,HEX4;reg...; 关耳008 FPGA/CPLD

The problem of signal output affecting the circuit!: I encountered a strange problem. If I assign a signal in the circuit to an output pin, the logic of the entire circuit is wrong. (If it is not output, the logic is correct when observed through other ...; eeleader FPGA/CPLD

A low power consumption reference voltage circuit operating in subthreshold region: A low power consumption reference voltage circuit operating in subthreshold region...; linda_xia Analog electronics

Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

Need code urgently: Can anyone tell me the code to collect carbon monoxide concentration?...; 懵懂的小孩子 51mcu

[2022 Digi-Key Innovation Design Competition] Material Unboxing STM32H745I-DISCO: First of all, I would like to thank Digi-KeyEEWORLD for providing the opportunity. I placed an order with Digi-Key on the evening of June 15th, and received a notification from SF-Express on the 27th ...; Juggernaut DigiKey Technology Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components