EEWORLDEEWORLDEEWORLD

Part Number

Search

3GV14C-150M-50.01

Description
LVCMOS Output Clock Oscillator, 50.01MHz Nom, ROHS COMPLIANT PACKAGE-14/4
CategoryPassive components    oscillator   
File Size122KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance  
Download Datasheet Parametric View All

3GV14C-150M-50.01 Overview

LVCMOS Output Clock Oscillator, 50.01MHz Nom, ROHS COMPLIANT PACKAGE-14/4

3GV14C-150M-50.01 Parametric

Parameter NameAttribute value
physical size20.2mm x 12.8mm x 5.08mm
Is it lead-free?Yes
Is it Rohs certified?Yes
Objectid1078111650
package instructionROHS COMPLIANT PACKAGE-14/4
Reach Compliance Codecompliant
Is SamacsysN
YTEOL0
maximum symmetry55/45 %
Maximum control voltage2.31 V
Minimum control voltage0.99 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
linearity10%
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Oscillator typeLVCMOS
Output load15 pF
Nominal supply voltage3.3 V
frequency stability100%
Nominal operating frequency50.01 MHz
surface mountNO
Installation featuresTHROUGH HOLE MOUNT
Maximum operating temperature70 °C
Minimum operating temperature
EURO
QUARTZ
14 pin Dual-in-Line VCXO
Frequency range 50.01MHz to 200MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental mode crystal
Low jitter multiplier circuit
Low unit cost
OUTLINE & DIMENSIONS
DESCRIPTION
GV14 VCXOs, are packaged in an industry-standard, 14 pin Dual in
Line package. The VCXO incorporates a high Q fundamental mode
crystal and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
GV14 VCXO
50.01MHz ~ 200.0MHz
50.01MHz to 200.0MHz
3.3 VDC ±5%
LVCMOS
2.3ps typical, 4.0ps maximum
(for 155.250MHz)
4.0ps typical (for 155.250MHz)
27.0ps typical (for 155.250MHz)
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
25mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
2 MW minimum
Monotonic and Positive. (
PHASE NOISE
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.25MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-125dBc/Hz
-121dBc/Hz
-120dBc/Hz
-140dBc/Hz
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
-50° to +100°C
±5ppm per year maximum
Not available (
Fully compliant
)
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
PART NUMBER SCHEDULE
Example:
3GV14B-80N-155.25
Supply Voltage
3 = +3.3V
Series Designator
GV14
Stability over temperature range
(
)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
STM32 new library V3.3.0 data type does not correspond?
I was recently using the new library provided by ST to write a program, andI found that some data types did not correspond. I don’t know if it was a problem with the library or if I didn’t understand ...
mayingchen stm32/stm8
VHDL description of 8255 --- please give me some advice!
0; } } LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY cipc ISPORT(reset,rd,wr,cs,a0,a1:IN STD_ULOGIC; Pa:INOUT STD_ULOGIC_VECTOR(7 DOW...
xuqian214 Embedded System
Erasure Codes in Storage Systems — Finite Fields (Part 3)
[url=http://www.tuicool.com/articles/RZjAB3]Original address[/url] [p=null, 1, left][color=rgb(51, 51, 51)][backcolor=rgb(254, 254, 254)][font="]Finite field is the basic field for operations in erasu...
白丁 FPGA/CPLD
Shenzhen-Nanyou-Fresh or one-year-old-MSP430-Recruitment
Are there any students who are familiar with MSP430 and want to find a job? Our company is looking for electronic engineers who are familiar with MSP430 and 51 single-chip microcomputer applications. ...
derick Recruitment
How to generate data source inside FPGA
How to express it with Verilog code: A continuously sent data packet is generated in the FPGA, the size is 7190, the packet header is 32 bits, the data in the packet body is a continuously increasing ...
eeleader FPGA/CPLD
Spreadtrum, MediaTek, Qualcomm processor parameter comparison table
I would like to share with you the parameter comparison table of Spreadtrum, MediaTek and Qualcomm processorseeworldpostqq...
Aguilera Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1804  2334  1571  969  2227  37  47  32  20  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号