EEWORLDEEWORLDEEWORLD

Part Number

Search

3GW8B-30N-800.00

Description
LVCMOS Output Clock Oscillator, 800MHz Nom, ROHS AND REACH COMPLIANT, DIP-8/4
CategoryPassive components    oscillator   
File Size126KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance  
Download Datasheet Parametric View All

3GW8B-30N-800.00 Overview

LVCMOS Output Clock Oscillator, 800MHz Nom, ROHS AND REACH COMPLIANT, DIP-8/4

3GW8B-30N-800.00 Parametric

Parameter NameAttribute value
physical size12.8mm x 12.8mm x 5.08mm
Is it lead-free?Yes
Is it Rohs certified?Yes
Is SamacsysN
YTEOL2
Objectid1063499757
package instructionROHS AND REACH COMPLIANT, DIP-8/4
Reach Compliance Codecompliant
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate30 ppm
linearity10%
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
maximum symmetry55/45 %
Maximum control voltage1.85 V
Minimum control voltage1.45 V
frequency stability50%
Nominal operating frequency800 MHz
Oscillator typeLVCMOS
Output load15 pF
Nominal supply voltage3.3 V
Number of terminals8
surface mountNO
Installation featuresTHROUGH HOLE MOUNT
Maximum operating temperature70 °C
Minimum operating temperature
EURO
QUARTZ
8 pin Dual-in-Line
Frequency range 200.1MHz to 800MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental mode crystal
Low jitter multiplier circuit
DESCRIPTION
OUTLINE & DIMENSIONS
GW42 VCXOs, are packaged in an industry-standard, 4 pad, 11.4mm
x 9.6mm x 2.5mm SMD package. GW42 VCXOs incorporate a high Q
fundamental crystal and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption
<96MHz:
>96MHz:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
GW8 VCXO
200.1MHz ~ 800.0MHz
200.1MHz to 800.0MHz
3.3 VDC ±5%
LVCMOS
2.6ps typical, 4.0ps maximum
(for 155.250MHz)
4.3ps typical (for 155.250MHz)
27.0ps typical (for 155.250MHz)
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
30mA maximum (15pF load)
40mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
2 MW minimum
Monotonic and Positive. (
PHASE NOISE
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-125dBc/Hz
-121dBc/Hz
-120dBc/Hz
-140dBc/Hz
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
-50° to +100°C
±5ppm per year maximum
Not available (
Fully compliant
)
PART NUMBER SCHEDULE
Example:
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
3GW8B-80N-250.00
Supply Voltage
3 = +3.3V
Series Designator
GW8
Stability over temperature range
(
)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Who has the PCB file of TI official 2530+2591?
The Yongcadstar downloaded from the official website cannot be opened. If anyone has it, could you upload a copy? Thank you....
zxb1717 RF/Wirelessly
EEWORLD University Hall ---- Single Avalanche Tolerance
Single avalanche tolerance : https://training.eeworld.com.cn/course/5156...
抛砖引玉 Analog electronics
SparkRoad Evaluation (5)-Clock System and IP Resource Reference
Many fpga chips have some built-in IP resources. This test is used to verify the SparkRoad clock system and how to reference the built-in PLL resources. module ledflash(clk,led,x);inputclk; output led...
bigbat Domestic Chip Exchange
I would like to ask everyone - which are the current major FPGA manufacturers?
Are there any recommended FPGA manufacturers that you are currently evaluating and using? :)...
david_chiu FPGA/CPLD
Serial port debugging assistant source code and detailed programming process (Gong Jianwei)
[i=s] This post was last edited by yyk007 on 2013-12-23 11:14 [/i] [table=98%] [tr][td=2,1][b] Serial port debugging assistant source code [/b][b] and programming detailed process [/b] [b] Source code...
yyk007 MCU
Help! Question about 8259A
I wrote a program to read the interrupt request register IRR, interrupt service register ISR, and interrupt mask register IMR of 8259A. Why are the IRR and ISR always 0, while IMR is always 0x18? What...
mary00532 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 387  228  229  2560  2534  8  5  52  30  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号