EEWORLDEEWORLDEEWORLD

Part Number

Search

EPF8636ALI84-4

Description
fpga - field programmable gate array fpga - flex 8000 63 labs 68 ios
CategoryProgrammable logic devices    Programmable logic   
File Size904KB,62 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

EPF8636ALI84-4 Online Shopping

Suppliers Part Number Price MOQ In stock  
EPF8636ALI84-4 - - View Buy Now

EPF8636ALI84-4 Overview

fpga - field programmable gate array fpga - flex 8000 63 labs 68 ios

EPF8636ALI84-4 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAltera (Intel)
Parts packaging codeLCC
package instructionPLASTIC, LCC-84
Contacts84
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
Other features636 FLIP FLOPS; 504 LOGIC ELEMENTS; CONFIGURABLE I/O OPERATION (3.3V OR 5V)
JESD-30 codeS-PQCC-J84
JESD-609 codee0
length29.3116 mm
Humidity sensitivity level3
Dedicated input times4
Number of I/O lines64
Number of entries68
Number of logical units504
Output times64
Number of terminals84
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize4 DEDICATED INPUTS, 64 I/O
Output functionREGISTERED
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC84,1.2SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)220
power supply3.3/5,5 V
Programmable logic typeLOADABLE PLD
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width29.3116 mm
Base Number Matches1
FLEX 8000
®
Programmable Logic
Device Family
Data Sheet
January 2003, ver. 11.1
1
Features...
Low-cost, high-density, register-rich CMOS programmable logic
device (PLD) family (see
Table 1)
2,500 to 16,000 usable gates
282 to 1,500 registers
System-level features
– In-circuit reconfigurability (ICR) via external configuration
devices or intelligent controller
– Fully compliant with the peripheral component interconnect
Special Interest Group (PCI SIG)
PCI Local Bus Specification,
Revision 2.2
for 5.0-V operation
– Built-in Joint Test Action Group (JTAG) boundary-scan test (BST)
circuitry compliant with IEEE Std. 1149.1-1990 on selected devices
– MultiVolt
TM
I/O interface enabling device core to run at 5.0 V,
while I/O pins are compatible with 5.0-V and 3.3-V logic levels
– Low power consumption (typical specification is 0.5 mA or less in
standby mode)
Flexible interconnect
– FastTrack
®
Interconnect continuous routing structure for fast,
predictable interconnect delays
– Dedicated carry chain that implements arithmetic functions such
as fast adders, counters, and comparators (automatically used by
software tools and megafunctions)
– Dedicated cascade chain that implements high-speed, high-fan-in
logic functions (automatically used by software tools and
megafunctions)
– Tri-state emulation that implements internal tri-state nets
Powerful I/O pins
Programmable output slew-rate control reduces switching noise
3
FLEX 8000
Table 1. FLEX 8000 Device Features
Feature
Usable gates
Flipflops
Logic array blocks (LABs)
Logic elements (LEs)
Maximum user I/O pins
EPF8282A
EPF8282AV
2,500
282
26
208
78
EPF8452A
4,000
452
42
336
120
EPF8636A
6,000
636
63
504
136
EPF8820A
8,000
820
84
672
152
EPF81188A EPF81500A
12,000
1,188
126
1,008
184
16,000
1,500
162
1,296
208
Altera Corporation
DS-F8000-11.1
1
Regarding the dynamic digital tube driver, there is a problem of flickering sometimes.
Anyway, let me first post the picture. Combined with the picture, I would like to ask my colleagues to help analyze what the reason is.In fact, I encountered this problem a little unexpectedly. I used...
hjiannew 51mcu
About 430 io interrupt and the use of key s2
Very tangled. I wrote a program to scan the on-board button S2, using the interrupt method. But I am confused. (S2 corresponds to the P1.3 pin) In my main program, I clearly set P1.0 to a low level du...
fxk416532131 Microcontroller MCU
Haven't you heard this saying: Use Samsung to learn ARM and use ATMEL to make products?
From EEWORLD cooperation group arm fpga linux embedded 1 (63762526) Group owner: wangkj...
BOSS Test/Measurement
UART3 of STM32F103 does not work properly in smart card mode
I use the smart card mode of STM32's UART3 to connect a smart card, but it doesn't work properly. Specifically, I have to reset the smart card mode every time before reading the smart card, otherwise ...
chinatonglian stm32/stm8
MSP430 uses timer to generate PWM wave with dead zone control
Please help me, I want to use the timer of msp430g2553 to write a PWM wave with dead zone output, and can also adjust the frequency (above 300K) and duty cycle. Although I wrote it myself, it is not i...
FChaos Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2167  1559  2197  1763  1275  44  32  45  36  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号