EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXMA1D4F27I5N

Description
fpga - field programmable gate array fpga - arria V GX 2830 labs 336 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size537KB,39 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet View All

5AGXMA1D4F27I5N Online Shopping

Suppliers Part Number Price MOQ In stock  
5AGXMA1D4F27I5N - - View Buy Now

5AGXMA1D4F27I5N Overview

fpga - field programmable gate array fpga - arria V GX 2830 labs 336 ios

2013.12.26
Arria V Device Overview
Subscribe
Send Feedback
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class
• Built on TSMC's 28 nm process technology and includes an
abundance of hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous
generation device
• Lowest power transceivers of any midrange family
• 8-input adaptive logic module (ALM)
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
Improved logic integration and
differentiation capabilities
Increased bandwidth capacity
Hard processor system (HPS) with
• Tight integration of a dual-core ARM Cortex-A9 MPCore
®
integrated ARM Cortex -A9 MPCore
processor, hard IP, and an FPGA in a single Arria V system-on-
processor
a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data
coherency between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Successfully generated C64+ code on the c6455 dsk board
[i=s]This post was last edited by Pinghu Qiuyue on 2016-2-6 18:57[/i] If you want to automatically generate algorithm code on the C64 PLUS chip, there are some ways to go. First, you have to add those...
平湖秋月 DSP and ARM Processors
MSP430 ADC12 sampling result question
I used MSP430F5529 ADC12 to sample a 50Hz 3V sinusoidal signal that passed through a 50Hz filter circuit, and obtained the result shown in the figure. The result is output in the form of 16bits signed...
haiqibian Microcontroller MCU
About frequency acquisition
#include#include#define ulong unsigned long #define uint unsigned int #define uchar unsigned char typedef unsigned char BYTE; typedef unsigned int WORD; typedef bit BOOL ; sbit KG = P3^0;//Gear select...
huajame Embedded System
[Help] How to control the overall power consumption from software?
The only power-consuming devices are the 7.5-bit LCD and the XTR115 two-wire power supply. The chip is MSP430F425 and  the overall power consumption is required to be less than 0.7mA. Now it is a litt...
zmqi Microcontroller MCU
DIY pedal controller based on Hercules (V): About the use of Hercules timer
In the design, a counter is needed as the standard of the software timer. The counter is required to increase once every 10ms and provide it as a benchmark for the software timer. I read the descripti...
tziang Microcontroller MCU
[CB5654 Intelligent Voice Development Board Evaluation] CDK development environment construction, re-flashing YoC Intelligent Voice SDK
Development board, end-cloud integrated development: Integrate Alibaba Cloud engine and Alibaba ecosystem to enrich cloud content Success rate End-side algorithm: End-side voice recognition algorithm ...
杨左使 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2132  1321  811  2285  632  43  27  17  47  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号