EEWORLDEEWORLDEEWORLD

Part Number

Search

S-80959CNNB-G9VT2G

Description
supervisory circuits 5.9V 1.2ua N-Ch open
Categorysemiconductor    Other integrated circuit (IC)   
File Size563KB,36 Pages
ManufacturerSeiko
Environmental Compliance
Download Datasheet View All

S-80959CNNB-G9VT2G Online Shopping

Suppliers Part Number Price MOQ In stock  
S-80959CNNB-G9VT2G - - View Buy Now

S-80959CNNB-G9VT2G Overview

supervisory circuits 5.9V 1.2ua N-Ch open

S-809xxC Series
www.sii-ic.com
© Seiko Instruments Inc., 2001-2010
ULTRA-SMALL PACKAGE HIGH-PRECISION VOLTAGE DETECTOR
WITH DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING)
Rev.4.0
_00
The S-809xxC Series is a high-precision voltage detector developed using CMOS process. The detection
voltage is fixed internally with an accuracy of
±2.0
%. A time delayed reset can be accomplished with the
addition of an external capacitor. Two output forms, Nch open-drain and CMOS output, are available.
Features
Ultra-low current consumption
1.0
μA
typ. (Detection voltage
1.4 V, at V
DD
=2.0
V)
1.1
μA
typ. (Detection voltage
1.5 V, at V
DD
=3.5
V)
High-precision detection voltage
±2.0
%
Operating voltage range
0.7 V to 10.0 V
Hysteresis characteristics
5 % typ.
Detection voltage
1.3 V to 6.0 V (0.1 V step)
Output forms
Nch open-drain output (Active Low)
CMOS output (Active Low)
*1
Lead-free, Sn 100%, halogen-free
Product Name Structure”
for details.
*1.
Refer to “
Applications
Power supply monitor for portable equipment such as notebook PCs, digital still cameras, PDAs and
cellular phones
Constant voltage power monitor for cameras, video equipment and communication equipment
Power monitor and reset for CPUs and microcomputers
Packages
SC-82AB
SOT-23-5
SNT-4A
Seiko Instruments Inc.
1
Let's take a look at the operation panel of the old inverter
As shown in the figure below, the main control chip in this operation board is STC89LE52, and the communication with the device is in the form of a serial port. In order to ensure the reliability of c...
wugx 51mcu
Tips for Improving Timing and FPGA Resource Utilization
1. If a signal is generated by multiple signals through complex combinational logic and timing logic, then the combinational logic should be evenly distributed in front of each reg variable. It should...
eeleader FPGA/CPLD
Using TI DLP technology to drive structured light systems for bin picking accuracy
In industrial environments, parts of different shapes, sizes, materials, and optical properties (such as reflectance, absorption, etc.) need to be processed every day. These parts must be picked and p...
alan000345 TI Technology Forum
ADSP21479 external pin interrupt does not trigger
I am using an ADSP21479 development board. When I use an external pin interrupt, I find that it cannot be triggered. Then I measure the voltage of the pin and find that it is 2.43v. Is the initializat...
澳大利亚 ADI Reference Circuit
How to solve the problem that the phase-locked loop cannot lock
Have you ever had trouble getting a phase-locked loop (PLL) to lock? Rash judgments can lengthen the debugging process and make it more tedious. Following this procedure to verify communication and es...
maylove Analogue and Mixed Signal
How can I send commands to the 430 with USB interface?
Hello everyone, I am a newcomer and don’t quite understand some of the questions. I hope kind people can help answer them! Thank you in advance! After connecting MSP430F5529 to the computer, I downloa...
twqq5 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2759  1466  2292  2853  926  56  30  47  58  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号