EEWORLDEEWORLDEEWORLD

Part Number

Search

BK/C515-250MA

Description
cartridge fuses 250v 250ma time delay glass
CategoryCircuit protection   
File Size245KB,2 Pages
ManufacturerBussmann (Eaton)
Download Datasheet View All

BK/C515-250MA Overview

cartridge fuses 250v 250ma time delay glass

5 x 15mm Axial-Leaded, Time-Delay, Glass Tube Fuses
C515 Series
Dimensions
- mm
Drawing Not to Scale
Description
• Axial-leaded, time-delay
• 5 x 15mm physical size
• Nickel-plated brass endcap construction
• Leads are tin coated
• Optional sleeve is flexible flouropolymer
(UL Flammability rating VW-1).
• UL Listed product meets standard UL 248-14
Agency Information
• UL Listed Card: C515 125mA-250mA and 375mA-3A
(Guide JDYX, File E19180)
• UL Recognized Card: C515 350mA, and 3.5A-7A
(Guide JDYX2, File E19180)
• CSA Certification Card: C515 125mA-250mA and
375mA-3A (Class 1422-01, 53787
Ordering
Specify product code
• Insert packaging code prefix before part number.
E.g., BK (or TR2)/C515-2-R
• With TR2 packaging code, lead wire length is 20.3mm
Specify option code, if desired
• For insulation sleeve, insert “S” after part series.
E.g., BK/C515S-2-R
Voltage
Rating
Vac
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
125
125
125
125
125
Electrical Characteristics
Amp Rating
Opening Time
135%
60 minutes max.
125mA - 250mA
3 seconds min.
200%
120 seconds max.
100%
4 hours min.
470mA
30 minutes max.
350mA
600mA
90 seconds max.
2A
2 seconds max.
6A
500 milliseconds max.
135%
60 minutes max.
375mA - 7A
3 seconds min.
200%
120 seconds max.
Rated Current
Specifications
Product Code
C515-125-R
C515-250-R
C515-350-R
C515-375-R
C515-500-R
C515-600-R
C515-750-R
C515-800-R
C515-1-R
C515-1.25-R
C515-1.5-R
C515-1.6-R
C515-2-R
C515-2.25-R
C515-2.5-R
C515-3-R
C515-3.5-R
C515-4-R
C515-5-R
C515-6-R
C515-7-R
Interrupting
Rating (amps)
600Vac
250Vac
125Vac
-
35
10000
-
35
10000
25
35
10000
-
35
10000
-
35
10000
-
35
10000
-
35
10000
-
35
10000
-
35
10000
-
100
10000
-
100
10000
-
100
10000
-
100
10000
-
100
10000
-
100
10000
-
100
10000
-
-
400
-
-
400
-
-
400
-
-
400
-
-
400
Typical DC Cold
Resistance*
Ω
(Ω)
4.72
1.32
1.04
0.81
0.54
0.38
0.26
0.23
0.14
0.13
0.100
0.090
0.059
0.057
0.046
0.035
0.028
0.023
0.019
0.014
0.013
Typical
Melting I
2
t**
0.101
0.467
1.169
1.531
2.280
6.982
9.162
10.544
14.289
22.961
31.989
35.156
60.256
97.724
78.163
80.426
149.279
233.346
354.813
471.360
710.500
Max
Voltage
Drop (mV)***
770
430
530
470
440
350
310
260
230
220
240
200
170
180
190
150
130
130
150
125
100
*DC Cold Resistance (Measured at <10% of rated current)
**Typical Melting I
2
t (A
2
Sec) (Minimum I
2
t at 10 times rated current)
***Typical Voltage Drop (Voltage drop was measured at 25°C ambient temperature at rated current)
1009
BU-SB09716
Page 1 of 2
Data Sheet 2006
USB disk repair tool for SP2233 solution
On Friday, a colleague's USB flash drive was damaged. I checked it and it was SP2233 solution. I have its repair tool. I fixed it. Very good. I dare not keep it to myself. I will share it with you....
西门 Test/Measurement
[New version CH554 review DIY] Audio Tuner 3
1. According to the information of the new version of the development board, you need to install the driver first and use ISP to write. 2. In the initial process, the download was not successful accor...
北方 MCU
Summary of DSP's real clock system--Explained with TI's DSP TMS320F2812 as an example
Learn programming standards from TI code!!! In fact, it is quite important to understand the system clock system. The following is a brief summary of the key points of the application. 1. First of all...
灞波儿奔 DSP and ARM Processors
Cheap_Flash_FS Express Edition--Embedded NandFlash File System Source Code Download
Cheap_Flash_FS Express Edition--Embedded NandFlash File System Source Code Download This code has been developed by us and has been rigorously tested. The bad block management function includes a mana...
figureyang12345 stm32/stm8
lattice FPGA LFXP2-5E-6TN144C chip
I just bought a development board. There are real LVDS modules on both sides of the chip, and virtual LVDS modules on the upper and lower parts. But in actual operation, why is the voltage difference ...
whllieying FPGA/CPLD
Transplanting ucosII to AT91SAM7S64, the delay function is invalid after running
Transplanting ucosII to AT91SAM7S64, the delay function is invalid after running, please ask the master to make the clock beat valid...
l0700830216 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1754  1705  1235  312  182  36  35  25  7  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号