BU-64843G3-561 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-64843G3-561

BU-64843G3-561: DescriptionSerial IO/Communication Controller, CMOS, CQFP80; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，95 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-64843G3-561 Overview

Serial IO/Communication Controller, CMOS, CQFP80

BU-64843G3-561 Parametric

Parameter Name	Attribute value
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
technology	CMOS
Temperature level	INDUSTRIAL
boundary scan	NO
letter of agreement	MIL STD 1553A; MIL STD 1553B; MCAIR; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL (MANCHESTER)
Number of serial I/Os	2
JESD-30 code	S-CQFP-G80
Certification status	Not Qualified
length	22.35 mm
Maximum seat height	3.302 mm
width	22.35 mm
Number of terminals	80
Terminal location	QUAD
Package form	FLATPACK
Terminal form	GULL WING
Terminal pitch	1 mm
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP
Encapsulate equivalent code	QFP80,1.1SQ,40
Package shape	SQUARE
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Filter level	MIL-STD-883 Class B (Modified)
Is Samacsys	N
YTEOL	7.25
package instruction	QFP, QFP80,1.1SQ,40
Contacts	80
Reach Compliance Code	Compliant
Country Of Origin	Taiwan, USA
Objectid	1154988820
Parts packaging code	QFP
surface mount	YES
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Address bus width	16
maximum clock frequency	20 MHz
Maximum data transfer rate	1 MBps
External data bus width	16
Nominal supply voltage	3.3 V

Preview

Download Datasheet

View All

Make sure the next

Card you purchase

has...

BU-6474X/6484X/6486X

MINI-ACE

MARK3/MICRO-ACE

*-TE

FEATURES

•

Fully Integrated 3.3 or 5.0 Volt, 1553

A/B Notice 2 Terminal

•

World’s First all 3.3 Volt Terminal

•

Transceiver Power-Down Options

•

World’s Smallest CQFP MIL-STD-1553

Device

•

80-pin Ceramic Flat/Gull Wing

Package or 324-Ball BGA Package

•

Enhanced Mini-ACE Architecture

•

Multiple Configurations:

- RT-only, 4K RAM

- BC/RT/Monitor, 4K RAM

DESCRIPTION

The Mini-ACE Mark3 and Micro-ACE-TE are the world's first MIL-STD-1553

terminals which can be powered entirely by +3.3 volts, thus eliminating the

need for a +5 volt power supply. With a package body of 0.880 inches square

and a gull wing "toe-to-toe" dimension of 1.110 inches, the Mini-ACE Mark3

is the industry's smallest ceramic gull-lead 1553 terminal. At 0.815 inches

square, the Micro-ACE-TE (BGA package) provides the smallest industry

footprint, enabling its use in applications where PC board space is at a pre-

mium.

These devices integrate dual 3.3 or 5 volt transceivers, 3.3 or 5.0 volt protocol

logic, and either 4K or 64K words of internal RAM. The architecture is identi-

cal to that of the Enhanced Mini-ACE, and most features are functionally and

software compatible with the previous Mini-ACE (Plus) and ACE genera-

tions.

A salient feature of the Mini-ACE Mark3 and Micro-ACE-TE is the advanced

bus controller architecture. This provides methods to control message sched-

uling, the means to minimize host overhead for asynchronous message

insertion, facilitate bulk data transfers and double buffering, and support

various message retry and bus switching strategies.

The remote terminal architecture provides flexibility in meeting all common

MIL-STD-1553 protocols. The choice of RT data buffering and interrupt

options provides robust support for synchronous and asynchronous messag-

ing, while ensuring data sample consistency and supporting bulk data trans-

fers. The monitor mode provides true message monitoring, and supports fil-

tering on an RT address/T-R bit/subaddress basis.

The Mini-ACE Mark3 and Micro-ACE-TE incorporate fully autonomous built-

in self-tests of internal protocol logic and RAM. The terminals provide

the

same flexibility in host interface configurations as the ACE/Mini-ACE, along

with a reduction in the host processor's worst case holdoff time.

- BC/RT/Monitor, 64K RAM

•

Supports 1553A/B Notice 2, McAir,

STANAG 3838 Protocols

•

MIL-STD-1553, McAir, and MIL-

STD-1760 Transceiver Options

•

Highly Flexible Host Side Interface

•

Compatible With Mini-ACE and ACE

Generations

•

Highly Autonomous BC with Built-In

Message Sequence Controller

•

Choice of Single, Double, and

Circular RT Buffering Options

•

Selective Message Monitor

•

Comprehensive Built-In Self-Test

•

Choice Of 10, 12, 16, or 20 MHz Clock

Inputs

•

Software Libraries and Drivers

available for Windows® 9x/2000/XP,

Windows NT®, VxWorks® and Linux

•

Available with Full Military

Temperature Range and Screening

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7771

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

subject to one or more patents pending.

All trademarks are the property of their respective owners.

The technology used in DDC’s Micro-ACE series of products may be

Recommended Resources

Automatic voltage adjustment circuit of compound-excited DC motor

S1200 type PSD circuit diagram

Low cost ultra high voltage generator circuit

Wallet anti-theft alarm

Peacock opening circuit

Three-phase output oscillation

MSP430 series serial port baud rate calculation method: [p=26, null, left][color=#000][font=Arial][size=4]MSP430 series, the baud rate setting of the usart module is determined by the following three parameters: UxBR0, UxBR1, UxMCTL[/size][/font][/color][/...; fish001 Microcontroller MCU

TI Carnival + First Purchase Experience: [i=s] This post was last edited by Changjianze1 on 2017-11-22 16:26[/i] [size=5]I have been using TI's microcontrollers and Bluetooth wireless products for several years[/size] [size=5]I usually buy T...; 常见泽1 Wireless Connectivity

How does msp430x149 generate 32768hz frequency?: Dear experts, how to set DCOclock to generate 32768hz frequencyThere is a program written like this:void clock_set(void){IFG2=0;IFG1=0;_DINT();_BIC_SR(OSCOFF);BCSCTL1&=~XT2OFF;BCSCTL1|=RSEL1+RSEL0+XTS...; eris2007 Microcontroller MCU

FPGA counting problem: 1:0]en; /*************************************/ reg [3:0] cs_ge; reg [3:0] cs_shi; reg [3:0] cs_bai; reg [3:0] cs_qian; always@(posedge clk1 or negedge rst) if (!rst) en9) cs_ge9) cs_shi9) cs_bai<=0; ...; 关耳008 FPGA/CPLD

Is the microcontroller's operating speed determined by the crystal oscillator frequency?: I just finished reading the introductory book on microcontrollers, but I am still confused about the role of crystal oscillators. According to my understanding, the machine cycle occupied by each inst...; weimingqiang Embedded System

cyclone v HPS中 hard processor system ->SDRAM ->PHY setting: Where does the PLL reference clock frequency in the hard processor system -> SDRAM -> PHY setting in cyclone v HPS come from? FPGA TO HPS SDRAM PLL reference clock is not enabled. I saw from the infor...; free_think FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components