EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65743F3-501Z

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,79 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65743F3-501Z Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80

BU-65743F3-501Z Parametric

Parameter NameAttribute value
Maximum supply voltage5.5 V
technologyCMOS
Other featuresLG-MAX; WD-MAX
letter of agreementMIL STD 1553A; MIL STD 1553B; STANAG 3838
low power modeYES
Minimum supply voltage4.75 V
Temperature levelINDUSTRIAL
boundary scanYES
Data encoding/decoding methodsBIPH-LEVEL (MANCHESTER)
Number of serial I/Os2
maximum clock frequency33.3 MHz
Maximum data transfer rate1 MBps
External data bus width32
Nominal supply voltage5 V
surface mountYES
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Address bus width32
Bus compatibilityPCI
JESD-30 codeS-CQFP-F80
length22.606 mm
Maximum seat height3.302 mm
width22.606 mm
encapsulated codeQFF
Package formFLATPACK
Terminal pitch1.016 mm
Number of terminals80
Package body materialCERAMIC, METAL-SEALED COFIRED
Encapsulate equivalent codeQFL80,.89SQ,40
Package shapeSQUARE
Terminal formFLAT
Terminal locationQUAD
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Country Of OriginTaiwan, USA
Is SamacsysN
YTEOL7
Objectid1334454636
package instructionQFF,
Reach Compliance CodeCompliant
PCI MICRO-ACE
®
*-TE
BU-65743/65843/65863/65864
PCI MINI-ACE
®
MARK3 AND
FEATURES
Make sure the next
Card you purchase
has...
TM
®
32-Bit/33MHz, 3.3Volt, PCI Target
Interface
Fully Integrated 1553A/B Notice 2,
1760, McAir, STANAG 3838 Interface
Terminal
All +3.3V Operation or +3.3V Logic
and +5V Transceivers
0.88 inch square, 80-Pin CQFP (PCI
Mini-ACE Mark3) or 0.80 inch square
324 ball BGA (PCI Micro-ACE TE)
Compatible with PCI Enhanced Mini-
ACE, Enhanced Mini-ACE, Mini-ACE
and ACE Generations
Choice of :
-
RT only with 4K RAM (BU-65743)
- BC/RT/MT with 4K RAM (BU-65843)
- BC/RT/MT with 64K RAM, and RAM
Parity (BU-65863, BU-65864)
Sleep Mode Option
Choice of 10, 12, 16, or 20 MHz 1553
Clock
Highly Autonomous BC with Built-In
Message Sequence Control:
- Frame Scheduling
- Branching
- Asynchronous Message Insertion
- General Purpose Queue
- User-defined Interrupts
Advanced RT Functions
- Global Circular Buffering
- Interrupt Status Queue
- 50% Circular Buffer Rollover
Interrupts
Selective Message Monitor or
RT/Monitor
FOR MORE INFORMATION CONTACT:
DESCRIPTION
The PCI Mini-ACE Mark3/Micro-ACE TE family of MIL-STD-1553 terminals
provides a complete interface between a 32-Bit/33Mhz 3.3V signaling PCI Bus
and a MIL-STD-1553 bus. These terminals integrate dual transceiver, protocol
logic, and 4K or 64K words of RAM, all of which can be powered from 3.3V.
With a 0.88-inch square package, the PCI Mini-ACE Mark3 is the smallest
ceramic CQFP PCI 1553 solution available. The 0.80-inch square 324 ball BGA
PCI Micro-ACE TE has an even smaller footprint, but has a more restricted
operating temperature range. Both are 100% software compatible with the
larger PCI Enhanced Mini-ACE and add TAG_CLK inputs. The TAG_CLK input
allows a software selectable external time tag clock input. Both parts are avail-
able with a choice of either 3.3V transceivers or 5V transceivers.
The PCI Micro-ACE TE has a more restricted set of options compared to the
PCI Mini-ACE Mark3. Please consult the ordering information at the rear of the
data sheet to see which options are available. In addition, the PCI Micro-ACE
TE adds RTBOOT and 1553 clock select inputs for applications which must
boot into RT mode with Busy bit set.
The PCI Mini-ACE Mark3/Micro-ACE TE is nearly 100% software compatible
with the Enhanced Mini-ACE and previous generation Mini-ACE terminals. The
PCI interface to this terminal is not 5V tolerant.
Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, including
Mark3 versions incorporating McAir compatible transmitters, is provided. There
is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/MT versions with
64K words of RAM include built-in RAM parity checking.
BC features include a built-in message sequence control engine, with a set of
20 instructions. This provides an autonomous means of implementing multi-
frame message scheduling, message retry schemes, data double buffering,
asynchronous message insertion, and reporting to the host CPU.
The PCI Mini-ACE Mark3 and Micro-ACE TE RT offer single and circular sub-
address buffering schemes, along with a global circular buffering option, 50%
rollover interrupt for circular buffers, and an interrupt status queue.
FOR MORE INFORMATION CONTACT:
Technical Support:
1-800-DDC-5757 ext. 7771
Technical Support:
1-800-DDC-5757 ext. 7771
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
*
©
The technology used in DDC’s Micro-ACE series of products may be
subject to one or more patents pending.
All trademarks are the property of their respective owners.
2003 Data Device Corporation
About the transplantation of vivi on s3c2410
Due to project needs, vivi needs to be ported to S3C2410. The default baud rate of vivi is 115200, which needs to be changed to 9600, MPLL is 200MHZ, and the frequency division is 1:2:4. Then set a ma...
zgy8864 Embedded System
Linux kernel print output hyperterminal cannot display information
I need help urgently. The kernel cannot output print information. For example, the sentence printk("leds:register device sucess!"); should be available on the hyperterminal, but I followed the instruc...
18811707971 Linux and Android
【MXCHIP Open1081】Publish a web page
[i=s]This post was last edited by ljj3166 on 2014-12-27 17:47[/i] On the weekend, I stayed at home with a cool breeze outside, and tinkered with OPEN1081 again. I looked at the webserver routine and t...
ljj3166 RF/Wirelessly
Question about mirror current source
The two transistors of the mirror current source must be guaranteed to work in the amplification region, right?...
sabertan Analog electronics
A new round of TI technical seminars is about to begin! (August 2-11) - Added detailed schedule
Haha, MCU DAY seems not to have ended yet, TI's new seminar has begun again. Haha, everyone has more opportunities to discuss related technologies and products face to face with TI engineers.TI has pr...
soso MCU
Design of Image Acquisition System Based on FPGA and CCD
Hello brothers and sisters, I am currently working on a project to design an image acquisition system based on FPGA and CCD. However, after looking at the datasheet of the area array CCD, I feel that ...
wxq20061001 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 894  532  1269  1508  1002  18  11  26  31  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号