BU-65743FC-490 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65743FC-490

BU-65743FC-490: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，79 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65743FC-490 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80

BU-65743FC-490 Parametric

Parameter Name	Attribute value
length	22.606 mm
Maximum seat height	3.302 mm
width	22.606 mm
Package shape	SQUARE
Package form	FLATPACK
Terminal pitch	1.016 mm
Terminal location	QUAD
Number of terminals	80
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Encapsulate equivalent code	QFL80,.89SQ,40
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Filter level	MIL-PRF-38534
Is it Rohs certified?	No
YTEOL	7.25
Objectid	1154994994
package instruction	QFF, QFL80,.89SQ,40
Reach Compliance Code	Compliant
Country Of Origin	Taiwan, USA
Is Samacsys	N
boundary scan	YES
letter of agreement	MIL STD 1553A; MIL STD 1553B; MIL STD 1760; STANAG 3838
Data encoding/decoding methods	BIPH-LEVEL (MANCHESTER)
Maximum supply voltage	3.45 V
Temperature level	MILITARY
Other features	LG-MAX; WD-MAX
low power mode	YES
Number of serial I/Os	2
Minimum supply voltage	3.15 V
technology	CMOS
Nominal supply voltage	3.3 V
surface mount	YES
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Address bus width	32
Bus compatibility	PCI
maximum clock frequency	33.3 MHz
Maximum data transfer rate	1 MBps
External data bus width	32
Certification status	Not Qualified
JESD-30 code	S-CQFP-F80
JESD-609 code	e0

Preview

Download Datasheet

View All

PCI MICRO-ACE

*-TE

BU-65743/65843/65863/65864

PCI MINI-ACE

MARK3 AND

FEATURES

Make sure the next

Card you purchase

has...

•

32-Bit/33MHz, 3.3Volt, PCI Target

Interface

•

Fully Integrated 1553A/B Notice 2,

1760, McAir, STANAG 3838 Interface

Terminal

•

All +3.3V Operation or +3.3V Logic

and +5V Transceivers

•

0.88 inch square, 80-Pin CQFP (PCI

Mini-ACE Mark3) or 0.80 inch square

324 ball BGA (PCI Micro-ACE TE)

•

Compatible with PCI Enhanced Mini-

ACE, Enhanced Mini-ACE, Mini-ACE

and ACE Generations

•

Choice of :

RT only with 4K RAM (BU-65743)

- BC/RT/MT with 4K RAM (BU-65843)

- BC/RT/MT with 64K RAM, and RAM

Parity (BU-65863, BU-65864)

•

Sleep Mode Option

•

Choice of 10, 12, 16, or 20 MHz 1553

Clock

•

Highly Autonomous BC with Built-In

Message Sequence Control:

- Frame Scheduling

- Branching

- Asynchronous Message Insertion

- General Purpose Queue

- User-defined Interrupts

•

Advanced RT Functions

- Global Circular Buffering

- Interrupt Status Queue

- 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor or

RT/Monitor

FOR MORE INFORMATION CONTACT:

DESCRIPTION

The PCI Mini-ACE Mark3/Micro-ACE TE family of MIL-STD-1553 terminals

provides a complete interface between a 32-Bit/33Mhz 3.3V signaling PCI Bus

and a MIL-STD-1553 bus. These terminals integrate dual transceiver, protocol

logic, and 4K or 64K words of RAM, all of which can be powered from 3.3V.

With a 0.88-inch square package, the PCI Mini-ACE Mark3 is the smallest

ceramic CQFP PCI 1553 solution available. The 0.80-inch square 324 ball BGA

PCI Micro-ACE TE has an even smaller footprint, but has a more restricted

operating temperature range. Both are 100% software compatible with the

larger PCI Enhanced Mini-ACE and add TAG_CLK inputs. The TAG_CLK input

allows a software selectable external time tag clock input. Both parts are avail-

able with a choice of either 3.3V transceivers or 5V transceivers.

The PCI Micro-ACE TE has a more restricted set of options compared to the

PCI Mini-ACE Mark3. Please consult the ordering information at the rear of the

data sheet to see which options are available. In addition, the PCI Micro-ACE

TE adds RTBOOT and 1553 clock select inputs for applications which must

boot into RT mode with Busy bit set.

The PCI Mini-ACE Mark3/Micro-ACE TE is nearly 100% software compatible

with the Enhanced Mini-ACE and previous generation Mini-ACE terminals. The

PCI interface to this terminal is not 5V tolerant.

Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, including

Mark3 versions incorporating McAir compatible transmitters, is provided. There

is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/MT versions with

64K words of RAM include built-in RAM parity checking.

BC features include a built-in message sequence control engine, with a set of

20 instructions. This provides an autonomous means of implementing multi-

frame message scheduling, message retry schemes, data double buffering,

asynchronous message insertion, and reporting to the host CPU.

The PCI Mini-ACE Mark3 and Micro-ACE TE RT offer single and circular sub-

address buffering schemes, along with a global circular buffering option, 50%

rollover interrupt for circular buffers, and an interrupt status queue.

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7771

Technical Support:

1-800-DDC-5757 ext. 7771

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

The technology used in DDC’s Micro-ACE series of products may be

subject to one or more patents pending.

All trademarks are the property of their respective owners.

2003 Data Device Corporation

Recommended Resources

Winding type asynchronous motor energy consumption braking circuit

HFC5226 "It's a bit dangerous, please come close" language integrated circuit

Practical circuit diagram of non-isolated 12V DC regulator composed of UC3889

Using 5G14 switching regulated power supply

Simple sensor alarm

Wien bridge sine wave oscillator circuit

What is the reason why 1602 is not displayed?: I am a novice learning microcontrollers. I wrote a 1602 program but it didn't work, so I borrowed a program written by someone else (that person's program can be used), but it didn't work when I loade...; liren198 Embedded System

HDI blind hole design, did you notice this detail?: Author: Wang Huidong, member of Mr. Expressway of Yibo Technology Rao Xiaoxiao said: I love three things: the sun, the moon, and the circuit board.A Mao said: I'll just take a look.A Mao, who had just...; yvonneGan PCB Design

Will PB compile the source code under PUBLIC when compiling?: When PB compiles NK, will it compile the contents under PUBLIC? If not, where do the built-in DLLs and other things come from? Thank you...; 碧海沉天 Embedded System

Global demand for sensors and safety system components is high: Market research company Strategy Analytics published a report titled "Automotive Semiconductor Supplier Market Share in 2006", pointing out that in 2006, the revenue of automotive electronic chip supp...; Industrial Control Electronics

Some thoughts on FPGA design: Since I started to learn EDA last year, I still feel that I am still outside the door of FPGA. I am very interested in EDA, and the learning process is not easy. After a period of study, I found that ...; zgjxncytl FPGA/CPLD

The January 2010 issue of Radio contains a new article by Wei Kun: RT, if you are interested, you can buy it and have a look, hehe...; springvirus DIY/Open Source Hardware

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components