EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65743FD-380

Description
Serial IO/Communication Controller, CMOS, CQFP80
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,79 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65743FD-380 Overview

Serial IO/Communication Controller, CMOS, CQFP80

BU-65743FD-380 Parametric

Parameter NameAttribute value
Minimum operating temperature
Filter levelMIL-STD-883 Class B (Modified)
Maximum operating temperature70 °C
Is it Rohs certified?No
Contacts80
Reach Compliance CodeCompliant
Country Of OriginTaiwan, USA
Is SamacsysN
YTEOL7.25
Objectid1154995162
technologyCMOS
letter of agreementMIL STD 1553A; MIL STD 1553B
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Number of serial I/Os2
Minimum supply voltage3 V
Temperature levelCOMMERCIAL
Other featuresLG-MAX;WD-MAX
boundary scanYES
Maximum supply voltage3.6 V
Address bus width32
maximum clock frequency20 MHz
Maximum data transfer rate0.125 MBps
External data bus width32
Nominal supply voltage3.3 V
surface mountYES
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
JESD-30 codeS-CQFP-F80
JESD-609 codee0
Certification statusNot Qualified
width22.606 mm
length22.606 mm
Maximum seat height3.302 mm
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formFLAT
Terminal pitch1 mm
Terminal locationQUAD
Package shapeSQUARE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Encapsulate equivalent codeQFL80,.89SQ,40
Package formFLATPACK
Number of terminals80
PCI MICRO-ACE
®
*-TE
BU-65743/65843/65863/65864
PCI MINI-ACE
®
MARK3 AND
FEATURES
Make sure the next
Card you purchase
has...
TM
®
32-Bit/33MHz, 3.3Volt, PCI Target
Interface
Fully Integrated 1553A/B Notice 2,
1760, McAir, STANAG 3838 Interface
Terminal
All +3.3V Operation or +3.3V Logic
and +5V Transceivers
0.88 inch square, 80-Pin CQFP (PCI
Mini-ACE Mark3) or 0.80 inch square
324 ball BGA (PCI Micro-ACE TE)
Compatible with PCI Enhanced Mini-
ACE, Enhanced Mini-ACE, Mini-ACE
and ACE Generations
Choice of :
-
RT only with 4K RAM (BU-65743)
- BC/RT/MT with 4K RAM (BU-65843)
- BC/RT/MT with 64K RAM, and RAM
Parity (BU-65863, BU-65864)
Sleep Mode Option
Choice of 10, 12, 16, or 20 MHz 1553
Clock
Highly Autonomous BC with Built-In
Message Sequence Control:
- Frame Scheduling
- Branching
- Asynchronous Message Insertion
- General Purpose Queue
- User-defined Interrupts
Advanced RT Functions
- Global Circular Buffering
- Interrupt Status Queue
- 50% Circular Buffer Rollover
Interrupts
Selective Message Monitor or
RT/Monitor
FOR MORE INFORMATION CONTACT:
DESCRIPTION
The PCI Mini-ACE Mark3/Micro-ACE TE family of MIL-STD-1553 terminals
provides a complete interface between a 32-Bit/33Mhz 3.3V signaling PCI Bus
and a MIL-STD-1553 bus. These terminals integrate dual transceiver, protocol
logic, and 4K or 64K words of RAM, all of which can be powered from 3.3V.
With a 0.88-inch square package, the PCI Mini-ACE Mark3 is the smallest
ceramic CQFP PCI 1553 solution available. The 0.80-inch square 324 ball BGA
PCI Micro-ACE TE has an even smaller footprint, but has a more restricted
operating temperature range. Both are 100% software compatible with the
larger PCI Enhanced Mini-ACE and add TAG_CLK inputs. The TAG_CLK input
allows a software selectable external time tag clock input. Both parts are avail-
able with a choice of either 3.3V transceivers or 5V transceivers.
The PCI Micro-ACE TE has a more restricted set of options compared to the
PCI Mini-ACE Mark3. Please consult the ordering information at the rear of the
data sheet to see which options are available. In addition, the PCI Micro-ACE
TE adds RTBOOT and 1553 clock select inputs for applications which must
boot into RT mode with Busy bit set.
The PCI Mini-ACE Mark3/Micro-ACE TE is nearly 100% software compatible
with the Enhanced Mini-ACE and previous generation Mini-ACE terminals. The
PCI interface to this terminal is not 5V tolerant.
Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, including
Mark3 versions incorporating McAir compatible transmitters, is provided. There
is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/MT versions with
64K words of RAM include built-in RAM parity checking.
BC features include a built-in message sequence control engine, with a set of
20 instructions. This provides an autonomous means of implementing multi-
frame message scheduling, message retry schemes, data double buffering,
asynchronous message insertion, and reporting to the host CPU.
The PCI Mini-ACE Mark3 and Micro-ACE TE RT offer single and circular sub-
address buffering schemes, along with a global circular buffering option, 50%
rollover interrupt for circular buffers, and an interrupt status queue.
FOR MORE INFORMATION CONTACT:
Technical Support:
1-800-DDC-5757 ext. 7771
Technical Support:
1-800-DDC-5757 ext. 7771
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
*
©
The technology used in DDC’s Micro-ACE series of products may be
subject to one or more patents pending.
All trademarks are the property of their respective owners.
2003 Data Device Corporation
RC Application Circuit Collection 2
[b]2. RC parallel circuit[/b][align=left][color=rgb(34, 34, 34)][font="]The figure below shows an RC parallel circuit, which is a circuit composed of a resistor R1 and a capacitor C1 in parallel. This...
tiankai001 Analog electronics
Why does the output of the BUCK circuit that charges the battery not change?
[backcolor=white][font=Tahoma, Helvetica, SimSun, sans-serif][size=12px]Why does the output of the BUCK circuit for charging the battery not change? PWM cycle 10K duty cycle 30%[/size][/font][/backcol...
stm32f103vct6 Power technology
Segment code LCD segment code screen driving principle
The driving principle of the LCD segment code screen is: the arrangement state of the liquid crystal rod-shaped molecules with dipole moment changes under the action of an external electric field, so ...
晶拓 Integrated technical exchanges
A novice designed a switching power supply, please correct me
[img]file:///C:/DOCUME%7E1/ADMINI%7E1/LOCALS%7E1/Temp/moz-screenshot-1.png[/img][img]file:///C:/DOCUME%7E 1/ADMINI%7E1/LOCALS%7E1/Temp/moz-screenshot-2.png[/img][img]file:///C:/DOCUME%7E1/ADMINI%7E1/L...
ak_tree Power technology
Single chip solution for 0-10V dimming driver
GP9101 can convert 0-10V voltage into PWM signal, and the signal is transmitted to LED power control chip after optical coupling isolation to achieve dimming. In this scheme, the front stage is AC-DC ...
vinarhuang Motor Drive Control(Motor Control)
ARM painless start (reprint)
First, let's look at the problem we are going to solve. There are only a few K of cache in the 44B0X chip, and both ROM and RAM are external chips. Our program is to be written into FLASH for storage,...
老夫子 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 389  1339  163  835  2350  8  27  4  17  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号