BU-65843FC-891 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65843FC-891

BU-65843FC-891: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，79 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65843FC-891 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80

BU-65843FC-891 Parametric

Parameter Name	Attribute value
Number of serial I/Os	2
Maximum supply voltage	3.45 V
technology	CMOS
Temperature level	COMMERCIAL
Other features	LG-MAX; WD-MAX
letter of agreement	ASYNC, BIT
Data encoding/decoding methods	BIPH-LEVEL (MANCHESTER)
low power mode	YES
boundary scan	YES
Minimum supply voltage	3.15 V
External data bus width	32
Nominal supply voltage	3.3 V
surface mount	YES
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Address bus width	32
Bus compatibility	PCI
maximum clock frequency	33.3 MHz
Maximum data transfer rate	1 MBps
JESD-30 code	S-CQFP-F80
JESD-609 code	e0
Certification status	Not Qualified
width	22.606 mm
length	22.606 mm
Maximum seat height	3.302 mm
encapsulated code	QFF
Terminal pitch	1.016 mm
Terminal location	QUAD
Package form	FLATPACK
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Number of terminals	80
Package body material	CERAMIC, METAL-SEALED COFIRED
Encapsulate equivalent code	QFL80,.89SQ,40
Package shape	SQUARE
Maximum operating temperature	70 °C
Minimum operating temperature
Is it Rohs certified?	No
Is Samacsys	N
YTEOL	7.25
Objectid	1154996747
package instruction	QFF, QFL80,.89SQ,40
Reach Compliance Code	Compliant
Country Of Origin	Taiwan, USA

Preview

Download Datasheet

View All

PCI MICRO-ACE

*-TE

BU-65743/65843/65863/65864

PCI MINI-ACE

MARK3 AND

FEATURES

Make sure the next

Card you purchase

has...

•

32-Bit/33MHz, 3.3Volt, PCI Target

Interface

•

Fully Integrated 1553A/B Notice 2,

1760, McAir, STANAG 3838 Interface

Terminal

•

All +3.3V Operation or +3.3V Logic

and +5V Transceivers

•

0.88 inch square, 80-Pin CQFP (PCI

Mini-ACE Mark3) or 0.80 inch square

324 ball BGA (PCI Micro-ACE TE)

•

Compatible with PCI Enhanced Mini-

ACE, Enhanced Mini-ACE, Mini-ACE

and ACE Generations

•

Choice of :

RT only with 4K RAM (BU-65743)

- BC/RT/MT with 4K RAM (BU-65843)

- BC/RT/MT with 64K RAM, and RAM

Parity (BU-65863, BU-65864)

•

Sleep Mode Option

•

Choice of 10, 12, 16, or 20 MHz 1553

Clock

•

Highly Autonomous BC with Built-In

Message Sequence Control:

- Frame Scheduling

- Branching

- Asynchronous Message Insertion

- General Purpose Queue

- User-defined Interrupts

•

Advanced RT Functions

- Global Circular Buffering

- Interrupt Status Queue

- 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor or

RT/Monitor

FOR MORE INFORMATION CONTACT:

DESCRIPTION

The PCI Mini-ACE Mark3/Micro-ACE TE family of MIL-STD-1553 terminals

provides a complete interface between a 32-Bit/33Mhz 3.3V signaling PCI Bus

and a MIL-STD-1553 bus. These terminals integrate dual transceiver, protocol

logic, and 4K or 64K words of RAM, all of which can be powered from 3.3V.

With a 0.88-inch square package, the PCI Mini-ACE Mark3 is the smallest

ceramic CQFP PCI 1553 solution available. The 0.80-inch square 324 ball BGA

PCI Micro-ACE TE has an even smaller footprint, but has a more restricted

operating temperature range. Both are 100% software compatible with the

larger PCI Enhanced Mini-ACE and add TAG_CLK inputs. The TAG_CLK input

allows a software selectable external time tag clock input. Both parts are avail-

able with a choice of either 3.3V transceivers or 5V transceivers.

The PCI Micro-ACE TE has a more restricted set of options compared to the

PCI Mini-ACE Mark3. Please consult the ordering information at the rear of the

data sheet to see which options are available. In addition, the PCI Micro-ACE

TE adds RTBOOT and 1553 clock select inputs for applications which must

boot into RT mode with Busy bit set.

The PCI Mini-ACE Mark3/Micro-ACE TE is nearly 100% software compatible

with the Enhanced Mini-ACE and previous generation Mini-ACE terminals. The

PCI interface to this terminal is not 5V tolerant.

Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, including

Mark3 versions incorporating McAir compatible transmitters, is provided. There

is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/MT versions with

64K words of RAM include built-in RAM parity checking.

BC features include a built-in message sequence control engine, with a set of

20 instructions. This provides an autonomous means of implementing multi-

frame message scheduling, message retry schemes, data double buffering,

asynchronous message insertion, and reporting to the host CPU.

The PCI Mini-ACE Mark3 and Micro-ACE TE RT offer single and circular sub-

address buffering schemes, along with a global circular buffering option, 50%

rollover interrupt for circular buffers, and an interrupt status queue.

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7771

Technical Support:

1-800-DDC-5757 ext. 7771

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

The technology used in DDC’s Micro-ACE series of products may be

subject to one or more patents pending.

All trademarks are the property of their respective owners.

2003 Data Device Corporation

Recommended Resources

TA7271P power amplifier circuit diagram

555 calculator/stopwatch converter circuit

15～65MHz third harmonic oscillator

Analysis and debugging method of multi-stage tuned amplifier

Sequential parking circuit for two electric motors

Computer motherboard circuit diagram 815 5_01

Huawei FPGA Advanced Design Skills Xilinx Edition: Huawei FPGA Advanced Design Skills Xilinx Edition, absolutely a good book! Share it with everyone!...; eeleader FPGA/CPLD

Abnormal test of msp430G2452 low power consumption LPM3 mode with different CPU main frequency power consumption test: [color=#808080][font=tahoma, arial, 宋体, sans-serif][size=12px]Abnormal test of power consumption of msp430G2452 in low power LPM3 mode with different CPU main frequencies[/size][/font][/color] [color=...; wangfuchong Microcontroller MCU

I registered ocx in windows, using regsvrce tool, and this prompt appeared, loadlibrary("\Programe Files\YTMap.ocx") fail: I registered ocx in Windows using regsvrce tool, and the following message appeared: loadlibrary("\Programe Files\YTMap.ocx") failed. GetLastError returns 7e What is the reason for this?...; jiangyebula Embedded System

The May Day holiday will begin in eleven hours. Are you ready for how to spend it?: Have you guys decided how to spend the Labor Day? I wish you all a happy Labor Day in advance! I remind you not to just lie down during the holiday, it is healthier to move around! If you haven't deci...; okhxyyo Talking

Change a stm32f4 discovery: I want to learn more about stm32F4 recently, and want to use a development board or module to exchange stm32f4 discovery. Is there anyone interested?I also made a stm32F4 board myself, but I still wan...; 05210324kw Buy&Sell

The general timer principle of TI's C55XX series DSP chip is clear at a glance: ...; fish001 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components