BU-65843FD-403 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65843FD-403

BU-65843FD-403: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，79 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65843FD-403 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80

BU-65843FD-403 Parametric

Parameter Name	Attribute value
maximum clock frequency	20 MHz
Maximum data transfer rate	0.125 MBps
External data bus width	32
Nominal supply voltage	3.3 V
surface mount	YES
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Address bus width	32
Bus compatibility	PCI
JESD-30 code	S-CQFP-F80
JESD-609 code	e0
Certification status	Not Qualified
length	22.606 mm
Maximum seat height	3.302 mm
width	22.606 mm
encapsulated code	QFF
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Number of terminals	80
Package body material	CERAMIC, METAL-SEALED COFIRED
Encapsulate equivalent code	QFL80,.89SQ,40
Package shape	SQUARE
Package form	FLATPACK
Terminal pitch	1.016 mm
Terminal location	QUAD
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Filter level	MIL-PRF-38534
Is it Rohs certified?	No
Is Samacsys	N
YTEOL	7.25
Objectid	1154996842
package instruction	QFF, QFL80,.89SQ,40
Reach Compliance Code	Compliant
Country Of Origin	Taiwan, USA
boundary scan	YES
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; MIL-STD-1760; MCAIR; STANAG-3838
Number of serial I/Os	2
Temperature level	MILITARY
technology	CMOS
Other features	LG-MAX; WD-MAX
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
low power mode	YES
Maximum supply voltage	3.45 V
Minimum supply voltage	3.15 V

Preview

Download Datasheet

View All

PCI MICRO-ACE

*-TE

BU-65743/65843/65863/65864

PCI MINI-ACE

MARK3 AND

FEATURES

Make sure the next

Card you purchase

has...

•

32-Bit/33MHz, 3.3Volt, PCI Target

Interface

•

Fully Integrated 1553A/B Notice 2,

1760, McAir, STANAG 3838 Interface

Terminal

•

All +3.3V Operation or +3.3V Logic

and +5V Transceivers

•

0.88 inch square, 80-Pin CQFP (PCI

Mini-ACE Mark3) or 0.80 inch square

324 ball BGA (PCI Micro-ACE TE)

•

Compatible with PCI Enhanced Mini-

ACE, Enhanced Mini-ACE, Mini-ACE

and ACE Generations

•

Choice of :

RT only with 4K RAM (BU-65743)

- BC/RT/MT with 4K RAM (BU-65843)

- BC/RT/MT with 64K RAM, and RAM

Parity (BU-65863, BU-65864)

•

Sleep Mode Option

•

Choice of 10, 12, 16, or 20 MHz 1553

Clock

•

Highly Autonomous BC with Built-In

Message Sequence Control:

- Frame Scheduling

- Branching

- Asynchronous Message Insertion

- General Purpose Queue

- User-defined Interrupts

•

Advanced RT Functions

- Global Circular Buffering

- Interrupt Status Queue

- 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor or

RT/Monitor

FOR MORE INFORMATION CONTACT:

DESCRIPTION

The PCI Mini-ACE Mark3/Micro-ACE TE family of MIL-STD-1553 terminals

provides a complete interface between a 32-Bit/33Mhz 3.3V signaling PCI Bus

and a MIL-STD-1553 bus. These terminals integrate dual transceiver, protocol

logic, and 4K or 64K words of RAM, all of which can be powered from 3.3V.

With a 0.88-inch square package, the PCI Mini-ACE Mark3 is the smallest

ceramic CQFP PCI 1553 solution available. The 0.80-inch square 324 ball BGA

PCI Micro-ACE TE has an even smaller footprint, but has a more restricted

operating temperature range. Both are 100% software compatible with the

larger PCI Enhanced Mini-ACE and add TAG_CLK inputs. The TAG_CLK input

allows a software selectable external time tag clock input. Both parts are avail-

able with a choice of either 3.3V transceivers or 5V transceivers.

The PCI Micro-ACE TE has a more restricted set of options compared to the

PCI Mini-ACE Mark3. Please consult the ordering information at the rear of the

data sheet to see which options are available. In addition, the PCI Micro-ACE

TE adds RTBOOT and 1553 clock select inputs for applications which must

boot into RT mode with Busy bit set.

The PCI Mini-ACE Mark3/Micro-ACE TE is nearly 100% software compatible

with the Enhanced Mini-ACE and previous generation Mini-ACE terminals. The

PCI interface to this terminal is not 5V tolerant.

Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, including

Mark3 versions incorporating McAir compatible transmitters, is provided. There

is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/MT versions with

64K words of RAM include built-in RAM parity checking.

BC features include a built-in message sequence control engine, with a set of

20 instructions. This provides an autonomous means of implementing multi-

frame message scheduling, message retry schemes, data double buffering,

asynchronous message insertion, and reporting to the host CPU.

The PCI Mini-ACE Mark3 and Micro-ACE TE RT offer single and circular sub-

address buffering schemes, along with a global circular buffering option, 50%

rollover interrupt for circular buffers, and an interrupt status queue.

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7771

Technical Support:

1-800-DDC-5757 ext. 7771

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

The technology used in DDC’s Micro-ACE series of products may be

subject to one or more patents pending.

All trademarks are the property of their respective owners.

2003 Data Device Corporation

Recommended Resources

Thyristor tester circuit

Alarm clock equipped with automatic light-on function circuit

General frequency converter leakage and its countermeasures

Mains photoelectric control circuit

Three-phase motor converted into asynchronous generator load distribution distribution circuit

Computer motherboard circuit diagram 810 2_10

Detailed explanation of the design and production of LED fluorescent lamp power supply: About appearance 　　Now, LED fluorescent lamp power supplies are generally required by lamp manufacturers to be placed inside the lamp tube, such as in a T8 lamp tube. A very small number are placed ex...; 探路者 LED Zone

Find library component modifications: ...; 笑以销魂 PCB Design

【R7F0C809】==Unboxing^_^: I was very happy to receive a big package this afternoonThe first thing I saw when I opened it was a piece of paper, a letter from EEworld to the forum friends :victory:The next thing I opened was the...; youyou_123 Renesas Electronics MCUs

Help with LCD display issues: My platform is PXA270+Wince5.0. Now the LCD display is strange. When I first enter the system, the display of the main screen is normal, but when I switch the screen, the screen will be partially or p...; wuxianwwwwww Embedded System

Unassigned pin setting problem in quartus 2: I just received the EE-FPGA learning board yesterday and couldn't wait to start debugging. The EE-FPGA routine didn't seem to mention the problem of setting unassigned pins. What would be the impact i...; dream_byxiaoyu FPGA/CPLD

Please recommend a 485 automatic transceiver chip, 3.3V version.: Since the PCB is limited by the installation size and the number of pins, although the transistor plus the resistor can complete the function, it takes up a large PCB area. I want to use a 485 chip wi...; bigbat MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components