2516P20WL27 datasheet, PDF - EEWORLD Datasheet

2516P20WL27: DescriptionBoard Connector, 20 Contact(s), 1 Row(s), Male, Straight, 0.098 inch Pitch, Wire Wrap Terminal, Natural Insulator, Receptacle; CategoryThe connector The connector; File Size156KB，2 Pages; ManufacturerLeoco USA Corp; Websitehttp://www.leoco.com.tw

Download Datasheet Parametric View All

2516P20WL27 Overview

Board Connector, 20 Contact(s), 1 Row(s), Male, Straight, 0.098 inch Pitch, Wire Wrap Terminal, Natural Insulator, Receptacle

Parameter Name	Attribute value
Termination type	WIRE WRAP
contact mode	RECTANGULAR
Plug contact pitch	0.098 inch
Plating thickness	15u inch
Mixed contacts	NO
Number of connectors	ONE
PCB contact pattern	RECTANGULAR
Contact material	BRASS
Contact style	SQ PIN-SKT
Insulator color	NATURAL
Dielectric withstand voltage	500VAC V
Filter function	NO
Insulation resistance	500000000 Ω
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Guideline	UL, CSA
Is Samacsys	N
Objectid	1162311928
Reach Compliance Code	Unknown
ECCN code	EAR99
Installation type	BOARD
Contact point gender	MALE
Contact resistance	40 mΩ
Number of rows loaded	1
Terminal pitch	2.4892 mm
Total number of contacts	20
Body/casing type	RECEPTACLE
Contact to complete cooperation	AU ON NI
Installation method	STRAIGHT
PCB row number	1
Rated current (signal)	3 A
Other features	0.000 INCHES MATING LENGTH
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Connector type	BOARD CONNECTOR
body length	1.966 inch
Terminal length	0.307 inch
body width	0.098 inch
subject depth	0.098 inch

Large-scale use of adder code optimization: I have just started working on FPGA. Recently, I need to write a Verilog code for a matched filter for PN code capture. As a result, I need to complete more than 500 additions and shifts within one cl...; MoQQ_Ares FPGA/CPLD

Buck high-side driver (PMOS): [i=s]This post was last edited by Buyixin on 2019-9-7 11:38[/i]Support the Master's Observation Room, I'm just posting this, does this picture meet the requirements of this section? Tianxj01, a netize...; 不亦心 Circuit Observation Room

[Synopsys IP Resources] Selecting Memory IP and Architecture for AI SoCs: The pace of advances in deep machine learning (ML) and artificial intelligence (AI) is transforming every aspect of computing, from hardware architecture to software to chip manufacturing and system p...; arui1999 Integrated technical exchanges

CCS5.2.1 installation problem: When installing ccs5.2.1, an error message always appears: One or more features were not installed correctly. Please look at the log C:/Program Files(x86)........Has anyone encountered this problem be...; wranmaoyi DSP and ARM Processors

Keyboard Issues: #includesbit d0=P1^0; sbit d1=P1^1; sbit d2=P1^2; sbit d3=P1^3; void yanshi(int x) { int j; while(x--) { for(j=0 ;j125;j++); } } main() { int a; P0=0xff; while(1) { P1=0xff; do { a=P1; }while(a0x0f==0...; lnasxywzl MCU

Voting and support for TI training popular courses has begun, with many benefits!: Since the launch of TI training's "recommended courses" function, we have received many recommendations for high-value courses from netizens. For this event, we have selected 32 popular courses, each ...; EE大学堂 TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components