EEWORLDEEWORLDEEWORLD

Part Number

Search

3GW62E-150M-FREQ

Description
LVCMOS Output Clock Oscillator, 50.01MHz Min, 800MHz Max, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size112KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GW62E-150M-FREQ Overview

LVCMOS Output Clock Oscillator, 50.01MHz Min, 800MHz Max, ROHS COMPLIANT, SMD, 6 PIN

3GW62E-150M-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Other featuresTRISTATE; ENABLE/DISABLE FUNCTION
Maximum control voltage1.85 V
Minimum control voltage1.45 V
maximum descent time1.2 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
linearity10%
Installation featuresSURFACE MOUNT
Maximum operating frequency800 MHz
Minimum operating frequency50.01 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size11.4mm x 9.6mm x 2.5mm
longest rise time1.2 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
CMOS SMD 11.4 x 9.6 x 2.5mm, 6 pad
Frequency range 50.01MHz to 800MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental mode crystal
Low jitter multiplier circuit
OUTLINE & DIMENSIONS
GW62 VCXO
50.1MHz ~ 800.0MHz
DESCRIPTION
GW62 VCXOs, are packaged in an industry-standard, 6 pad, 11.4 x
9.6 x 2.5mm SMD package. GW62 VCXOs incorporate a high Q
fundamental crystal and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption
<96MHz:
>96MHz:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
50.01MHz to 800.0MHz
3.3 VDC ±5%
LVCMOS
2.6ps typical, 4.0ps maximum
(for 155.250MHz)
4.3ps typical (for 155.250MHz)
27.0ps typical (for 155.250MHz)
See table below
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
See table
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
30mA maximum (15pF load)
40mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
2 MW minimum
Monotonic and Positive. (An
increase of control voltage
always increases output
frequency.)
-50° to +100°C
±5ppm per year maximum
Pads 2 or 5, Enable high or 70%
Vdd min applied to Tri-state pad
to enable output.
30% Vdd max. to disable output
(high impedance)
Fully compliant
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
PHASE NOISE
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.25MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-125dBc/Hz
-121dBc/Hz
-120dBc/Hz
-140dBc/Hz
RoHS Status:
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
PART NUMBER SCHEDULE
Example:
3GW62B-80N-155.25
Supply Voltage
3 = +3.3V
Series Designator
GW62
Stability over
temperature range (See
table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Design of image acquisition and transmission based on embedded Linux platform
[b] Image acquisition and transmission design based on embedded Linux platform [/b] [b]O Introduction [/b] With the rapid development of embedded technology and the wide application of Linux in the in...
dtcxn Medical Electronics
Cyclone V Development Board Application
The project name is "Development of Laser Keyboard Based on FPGA". Based on FPGA video acquisition signal and processing, the camera collects data, which is then handed over to the FPGA chip for proce...
kira王子 FPGA/CPLD
How to adjust the PCB paper size in protel?
I drew a PCB board which is very large. I don't know how to move the whole board. The board is not fully displayed. I can't get the small part below to work. Please help me. Thank you....
王阿东 Microcontroller MCU
【Silicon Labs Development Kit Review】+ Key Program Test
Start by going to the file menu in the studio and creating a new programSelect Hardware Kit and MCU Select NEXTBUTTON case selected , default folderThe system automatically generates projectsSince it ...
gjl922 Development Kits Review Area
How to allocate bandwidth and gain when cascading amplifiers?
[color=#000][font=微软雅黑,]May I ask how bandwidth and gain are distributed when amplifiers are cascaded? Gain-bandwidth product = bandwidth x gain, so does the amplification factor of each stage affect ...
瓷娃娃 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2887  1012  1214  2403  2580  59  21  25  49  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号