EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

3852A-207-503CL

Description
Potentiometer, Cermet, 1W, 50000ohm, 10% +/-Tol, -150,150ppm/Cel,
CategoryPassive components    The resistor   
File Size845KB,6 Pages
ManufacturerBourns
Websitehttp://www.bourns.com
Environmental Compliance
Download Datasheet Parametric View All

3852A-207-503CL Overview

Potentiometer, Cermet, 1W, 50000ohm, 10% +/-Tol, -150,150ppm/Cel,

3852A-207-503CL Parametric

Parameter NameAttribute value
number of turns1
Package shapeCYLINDRICAL PACKAGE
rotation angle225 deg
Terminal shapeFLAT
Actuator directionHORIZONTAL
structureSingle Turn
gang number1
Number of terminals3
surface mountNO
Actuator typeSHAFT
Rated temperature70 °C
Rated power dissipation(P)1 W
resistance50000 Ω
technologyCERMET
Resistor typePOTENTIOMETER
Temperature Coefficient150 ppm/°C
Tolerance10%
Installation featuresTHROUGH HOLE MOUNT
Package formPanel Mount
resistance lawAUDIO
Maximum operating temperature125 °C
Minimum operating temperature-1 °C
Package diameter19.05 mm
Package length6.35 mm
Is it Rohs certified?Yes
Reach Compliance CodeNot Compliant
ECCN codeEAR99
Is SamacsysN
YTEOL6.9
Objectid770287405
package instructionPanel Mount,
Does anyone have the serial number of the official version of wince5.0? Please share it with me. I will be very grateful.
Does anyone have the serial number of the official version of wince5.0? Please share it with me. I will be very grateful....
羽灵 Embedded System
Please help me find two questions about this circuit. Thank you
[img]http://pan.baidu.com/share/link?shareid=169525&uk=1008467905[/img] Does anyone know what the role of the inductor of the transmitter is? In addition, I would like to ask the experts to teach me w...
白居易学电子 Analog electronics
Help: About I2C Config
I2C_Config IIC_Configt ={0, //Master mode0,(20-5), //scl low time(20-5),1,0,0x4EA0,(75-1) } 1. What is the master mode? 2. The effective time of the SCL clock pulse low level is (20-5). What does this...
OSTnm DSP and ARM Processors
How do you assign pins for FPGA?
The FPGA has a large amount of IO. If it is not for special purposes, many IOs are basically the same. When the FPGA is connected to peripheral chips such as memory,In order to facilitate wiring, the ...
wstt PCB Design
Is the altera soc trial still available?
Is the Altera SOC trial still available? There have been no new posts in this section recently....
polun FPGA/CPLD
NUCLEO-stm32F413ZH Review 1-----DAC Program
[i=s] This post was last edited by damiaa on 2016-12-27 21:36 [/i] [b][size=3] NUCLEO-stm32F413ZH Evaluation 1-----DAC [/size][/b][b][size=3]Program Trial [/size][/b][size=2] [/size] [size=2]Next, let...
damiaa stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 325  24  2557  2021  2452  7  1  52  41  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号