SN74LS76N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74LS76N

SN74LS76N: DescriptionTTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-16; Categorylogic logic; File Size223KB，7 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74LS76N Overview

TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-16

SN74LS76N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	PLASTIC, DIP-16
Contacts	16
Reach Compliance Code	not_compliant
Other features	MASTER SLAVE OPERATION
series	LS
JESD-30 code	R-PDIP-T16
length	19.305 mm
Logic integrated circuit type	J-K FLIP-FLOP
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
propagation delay (tpd)	40 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	15 MHz
Base Number Matches	1

SN74LS76N Related Products

	SN74LS76N	SN74LS76DR	SN74LS76D	SN54LS76J
Description	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-16	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16	TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Reach Compliance Code	not_compliant	unknown	unknown	unknown
Other features	MASTER SLAVE OPERATION	MASTER SLAVE OPERATION	MASTER SLAVE OPERATION	MASTER SLAVE OPERATION
series	LS	TTL/H/L	TTL/H/L	TTL/H/L
JESD-30 code	R-PDIP-T16	R-PDSO-G16	R-PDSO-G16	R-GDIP-T16
length	19.305 mm	9.9 mm	9.9 mm	19.56 mm
Logic integrated circuit type	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP
Number of digits	2	2	2	2
Number of functions	2	2	2	2
Number of terminals	16	16	16	16
Maximum operating temperature	70 °C	70 °C	70 °C	125 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED
encapsulated code	DIP	SOP	SOP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
propagation delay (tpd)	40 ns	40 ns	40 ns	40 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	1.75 mm	1.75 mm	5.08 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.5 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	NO
technology	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	MILITARY
Terminal form	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.62 mm	3.9 mm	3.9 mm	7.62 mm
minfmax	15 MHz	15 MHz	15 MHz	15 MHz
Base Number Matches	1	1	1	1

Recommended Resources

Measuring circuit for differential transformer

Amplification circuit equivalent circuit

Stabilized current and voltage stabilized transistor amplifier power supply circuit diagram

Automatic opening and closing electronic ballast circuit diagram a

Monolithic IC Metal Detection Circuit

High-speed gain programmable amplifier circuit

Design of FPGA Data Communication Interface for SEP3203 Processor: The SEP3203 processor is a 16/32-bit RISC microcontroller designed by the National ASIC System Engineering Technology Research Center of Southeast University, targeting low-cost handheld devices and o...; maker RF/Wirelessly

Cash transaction, which brother can draw a microcontroller diagram? My sister needs a graduation project: Draw a temperature and humidity monitoring system circuit diagram, A0 is required. My design topic is "Design of warehouse temperature and humidity monitoring system based on single chip microcomputer...; 双双 51mcu

ARM startup code beginner: ARM startup code beginner...; songbo MCU

Problem 0002 after kernel configuration: Unable to locate the feature for the SYSGEN_JSCRIPT variable in the catalog. What went wrong to cause such a warning?...; kqyrabbit Embedded System

LM3S series microcontroller interrupt priority application source code: LM3S series microcontroller interrupt priority application source codeShare with everyone, share the joy!...; eeleader Microcontroller MCU

Analog Isolation Amplifiers: ...; gaoyang9992006 ADI Reference Circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components