EEWORLDEEWORLDEEWORLD

Part Number

Search

BSTCR-129-S-XXX-16-GT-200-LT

Description
Board Connector, 29 Contact(s), 1 Row(s), Male, Right Angle, 0.1 inch Pitch, Solder Kinked Leads Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size170KB,1 Pages
ManufacturerMajor League Electronics
Websitehttp://www.mlelectronics.com/
Download Datasheet Parametric View All

BSTCR-129-S-XXX-16-GT-200-LT Overview

Board Connector, 29 Contact(s), 1 Row(s), Male, Right Angle, 0.1 inch Pitch, Solder Kinked Leads Terminal, Black Insulator, Receptacle

BSTCR-129-S-XXX-16-GT-200-LT Parametric

Parameter NameAttribute value
ECCN codeEAR99
Is SamacsysN
Objectid1163304856
Reach Compliance CodeCompliant
Total number of contacts29
Other featuresLEAD LENGTH=0.630 INCH
Body/casing typeRECEPTACLE
Contact to complete cooperationGOLD (10) OVER NICKEL (50)
Installation typeBOARD
PCB row number1
Number of rows loaded1
Terminal pitch2.54 mm
Connector typeBOARD STACKING CONNECTOR
Contact point genderMALE
insulator materialGLASS FILLED POLYESTER
Installation methodRIGHT ANGLE
Rated current (signal)3 A
body length2.9 inch
Plug contact pitch0.1 inch
Number of connectorsONE
Termination typeSOLDER
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Installation option 1LOCKING
PCB contact patternRECTANGULAR
Plating thickness10u inch
Contact materialPHOSPHOR BRONZE
Insulator colorBLACK
Mixed contactsNO
Filter functionNO
Insulation resistance5000000000 Ω
JESD-609 codee0
GuidelineUL
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
Is it Rohs certified?No
[Uncle T's Library] "Analysis and Design of Analog Integrated Circuits (Fourth Edition)"
[p=24, null, left][color=rgb(86, 86, 86)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=14px][url=https://download.eeworld.com.cn/detail/tyw/301799?src=2114][color=#0066cc]Chinese version: "Analysis a...
tyw Download Centre
Motion Estimation Algorithm Design and FPGA Implementation.pdf
Motion Estimation Algorithm Design and FPGA Implementation.pdf...
zxopenljx FPGA/CPLD
Question: The problem of unstable sampling on the rising edge of the clock
A very simple code written in Verilog, roughly: reg[1:0] q; //q is the data generated by calling the IP core fifo, the default is reg type output assign data_out={{4{q[0]}},{4{q[1]}}}; //data_out is t...
xyw FPGA/CPLD
Why does the network port chip (971) have the function of encoding and decoding?
So the data sent out through the network port chip is not the original data given by the CPU?...
mbwr Embedded System
"MCU Engineer's Training Record" printing error 2
[size=6]Page 75, //Set P1.3 as input P1DIR &=~0x80; should be P1DIR &=~[color=#ff0000]0x08[/color]; The second program below is the same[/size]...
qinkaiabc Microcontroller MCU
Newbie help ucos source code source did not find three files
[i=s]This post was last edited by ldh3816002 on 2016-10-6 18:31[/i] [color=#252525]I downloaded a 2.4M source package of ucosii version 2.91, and after decompressing it, I only saw a source folder. Af...
ldh3816002 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 808  2070  1786  2124  877  17  42  36  43  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号