530BC410M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530BC410M000DGR

530BC410M000DGR: DescriptionLVDS Output Clock Oscillator, 410MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BC410M000DGR Overview

LVDS Output Clock Oscillator, 410MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BC410M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	410 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A homemade infrared automatic door controller circuit diagram

ST260 tube amplifier power supply circuit diagram

RTL, TTL probe circuit

Rotary switch made of shift register

ML-01G and LM386 connected application circuit (voice playback)

MP3 circuit diagram 1

How to understand this assembly code?: void CallApplication(unsigned long ulBaseAddress) { __asm( "mov r1, #0xE0000000" "add r1, r1, #0x0000ED00" "str r0, [r1,#8]" "ldr sp, [r0], #4" "ldr r0, [r0]" "bx r0"); } This code is when the functio...; xuhe1206 Microcontroller MCU

I encountered a problem using LM5002 and STP5NK50ZFP in PCB design. Please help!: When I was designing, I used the LM5002 chip. The circuit diagram I built was based on the last diagram of the application circuit in the datasheet of the chip (input is 3.1 - 60VDC, output is 12VDC)....; godspeer PCB Design

Window display picture: In addition to using IImage, can I use other methods to display bmp images on the window? IImage displays too slowly...; lws Embedded System

error: #1268-D: declaration aliased to undefined entity "SysTickHandler&q: When debugging the STM32F10X series, the following error occurs: C:\Keil\ARM\INC\ST\STM32F10x\stm32f10x_it.h(36): error:#1268-D: declaration aliased to undefined entity "SysTickHandler" ^C:\Keil\ARM\I...; jlj666 stm32/stm8

Please advise on the startup clock setting of STM32L152: My hardware is STM32L152ZD. The current status is that through tracing, the program has been running in the startup file. That is, the startup file calls SystemInit (void), and SystemInit (void) calls...; ZHANGXUEJIE stm32/stm8

[TI original] Run EK-LM3S811-ND sample program: ...; iammt Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components