EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPA64A-80N-FREQ

Description
LVPECL Output Clock Oscillator, 60MHz Min, 240MHz Max, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size155KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GPA64A-80N-FREQ Overview

LVPECL Output Clock Oscillator, 60MHz Min, 240MHz Max, SMD, 6 PIN

3GPA64A-80N-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Other featuresTRISTATE; ENABLE/DISBLE FUNCTION; COMPLIMENTARY OUTPUT
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability25%
Installation featuresSURFACE MOUNT
Maximum operating frequency240 MHz
Minimum operating frequency60 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVPECL
Output load50 OHM
physical size11.4mm x 9.6mm x 4.7mm
longest rise time7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
11.4 x 9.6 x 4.7mm SMD
Frequency range 60MHz to 240MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.2ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPA64 VCXOs are packaged in a 6 pad 11.4 x 9.6mm SMD package.
Typical phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
GPA64 PECL VCXO
60.0MHz to 240.0MHz
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Peak to Peak Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
60.0MHz to 240.0MHz
3.3 VDC ±5%
LVPECL
2.5ps typical
4.7ps typical
17.5ps typical
24.5ps typical
0.2ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
See table
Fully compliant or non-compliant
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
FREQUENCY STABILITY
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GPA64
RoHS Status
G = Compliant
Blank - Non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
3GPA64GB-80N-60.000
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad
Status
Not connected
Below 0.3Vdd
(Ref. to ground)
Above 0.7Vdd
(Ref. to ground)
Output Status
LVPECL and Complimentary LVPECL enabled
Both outputs are disabled (high impedance)
Both outputs are enabled
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
2410b+ teaching experiment platform, dnw2410 no echo
I have burned boot.bin to block 0 and EBOOT.nb0 to block 2. I connected dnw2410 and turned on the power. There is no information displayed on dnw2410. I suspect it is a problem with the data cable. Ho...
272464817 Embedded System
Understanding the JESD204B Protocol
Reprinted from: deyisupport Author: Ken C [align=left][color=#000]I have learned a lot about [color=rgb(205, 23, 31)][url=http://www.ti.com/hpa-hsp-dc-awire-jesd204bseries-20140730-hsadc-lp-en]analog-...
maylove Analogue and Mixed Signal
Electronic Design Paper
[i=s]This post was last edited by paulhyde on 2014-9-15 09:23[/i] I’m begging for power supply papers from previous electronic design competitions. Our group would like to refer to them. Mainly, the t...
liuyong1989 Electronics Design Contest
The LM3S8962 development board I bought cannot be debugged and downloaded using IAR+JLINK
Very simple example main program #define HWREG(x) (*((volatile unsigned long *)(x))) #define SYSCTL_BASE 0x400FE000 #define RCGC2 (SYSCTL_BASE + 0x108) #define GPIOA_BASE 0x40004000 #define GPIOA_DATA...
eeleader Microcontroller MCU
Renesas for E-racing Aircraft
Has anyone used STM32 in the electronic racing aircraft problem?...
Slow—Running Electronics Design Contest
Latest---Popular explanation of wireless terms--A good bird chooses the right tree to inhabit
Good birds choose trees to inhabit - DCADCA: Dynamic Channel Allocation, dynamic channel allocation As the saying goes, "Good birds choose trees to inhabit, and good ministers choose masters to serve....
xtss RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 711  112  858  875  759  15  3  18  16  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号