EEWORLDEEWORLDEEWORLD

Part Number

Search

530KA535M000DGR

Description
CMOS/TTL Output Clock Oscillator, 535MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530KA535M000DGR Overview

CMOS/TTL Output Clock Oscillator, 535MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KA535M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency535 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
TMDSHVMTRPFCKIT installation 28335 board problem
I bought a set of TMDSHVMTRPFCKIT, which came with 28035 and 28335. I have been using 28035 for some time. When I tried to install 28335, the LD1 and LD2 of the [main] module on the board were both li...
wangxi Microcontroller MCU
Sample application questions
I applied for a 430F149 sample through Lidar at the end of December last year or the beginning of January this year. Shanghai called me and said that the sample I applied for through Lidar had been se...
jw072315 Microcontroller MCU
ST MEMS Creative Competition Post 10 - Discussion and help on MLC issues
Some questions about MLC :Data training collection timeThe training PPT mentioned that you need to click start to start recording after the exercise begins ; but here is a question:Will this cause the...
传媒学子 ST MEMS Sensor Creative Design Competition
First chance exception in nk.exe appears when wince starts?
When the system image is downloaded from the development workstation to the development board via the network, the development workstation sees that the image has been downloaded and wince starts to s...
xiaoxiangjin Embedded System
Have you ever bought a fake chip? How did you deal with it?
Today I saw a friend say "TLC2254AID (high impedance, micro power consumption, rail-to-rail) has been used in batches, but it was the original board. The power consumption of the chip purchased now is...
clark Buy&Sell
Scattered points: By the way, I would like to ask if WinCE5.0 is going to be eliminated. Should I still learn WinCE6.0 7.0 8.0 or something like that?
Scattered points: Let’s discuss whether WinCE5.0 is going to be eliminated, and whether programmers who are proficient in WinCE5.0 need to learn WinCE6.0 7.0 8.0 or something like that?...
duibuqi Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1341  1379  1767  2352  2159  27  28  36  48  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号