51724-10300811A0 datasheet, PDF

51724-10300811A0: DescriptionBoard Connector, Male, Right Angle, Solder Terminal, Locking; CategoryThe connector The connector; File Size267KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

51724-10300811A0 Overview

Board Connector, Male, Right Angle, Solder Terminal, Locking

Parameter Name	Attribute value
Is Samacsys	N
YTEOL	6
Objectid	308897512
Reach Compliance Code	Compliant
ECCN code	EAR99
Terminal length	0.135 inch
body width	0.574 inch
subject depth	0.93 inch
body length	3.79 inch
Contact point gender	MALE
Durability	200 Cycles
Installation type	BOARD
Number of rows loaded	4
Total number of contacts	22
Terminal pitch	2.54 mm
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact resistance	20 mΩ
insulator material	GLASS FILLED POLYETHYLENE
Installation method	RIGHT ANGLE
PCB row number	4
Rated current (signal)	3 A
Contact arrangement	S8P14
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Contact style	HYBRID
Termination type	SOLDER
contact mode	RECTANGULAR
Plug contact pitch	0.1 inch
Number of connectors	ONE
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact material	PHOSPHOR BRONZE
Mixed contacts	YES
PCB contact pattern	RECTANGULAR
Dielectric withstand voltage	2500VDC V
Filter function	NO
maximum insertion force	.973 N
Insulation resistance	500000000 Ω
polarization key	POLARIZED HOUSING
Evacuation force-minimum value	.17792 N
JESD-609 code	e0
Guideline	UL
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Is it Rohs certified?	No

PDM: Rev:L

STATUS:

Released

Printed: Dec 20, 2010

Terasic Altera DE2-115 FPGA Development Board 9.5 New with Complete Accessories: As the title says, nearly new, fully functional, 1800rmb or exchange for onyx m92 series e-reader plus the difference. QQ: 1033015591 [[i] This post was last edited by loadjump on 2012-9-30 12:39 [/i]...; loadjump Buy&Sell

How to deal with this problem in Altium Designer?: [color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif]As shown in the figure:[/font][/backcolor][/color] [img=354,276]http://uphotos.eepw.com.cn/wangfuchong/pics/086bb35e8626b9089b55872960626f...; wangfuchong PCB Design

DAPLink version upgraded to 0254: DAPlink version has been upgraded to 0254. You can upgrade it now. [url=https://github.com/ARMmbed/DAPLink/releases]https://github.com/ARMmbed/DAPLink/releases[/url]...; dcexpert MicroPython Open Source section

The withstand voltage of film capacitors: [Ask if you don't understand] The withstand voltage of the film capacitor in the picture is only marked as 600VDC. Now the DC voltage coming in through the lower terminal is 540V (from three-phase 380...; shaorc Analog electronics

Synchronization of asynchronous clock signals: In asynchronous design, signal synchronization is necessary to prevent metastable states. The synchronization of single-bit signals is usually done by clock latching. From the perspective of asynchron...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components