EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3DV85LC-0048CD

Description
LVPECL Output Clock Oscillator, 15.476MHz Min, 1300MHz Max
CategoryPassive components    oscillator   
File Size205KB,20 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric View All

8N3DV85LC-0048CD Overview

LVPECL Output Clock Oscillator, 15.476MHz Min, 1300MHz Max

8N3DV85LC-0048CD Parametric

Parameter NameAttribute value
Minimum control voltage
maximum descent time0.5 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
longest rise time0.5 ns
Maximum slew rate155 mA
maximum symmetry55/45 %
Other featuresENABLE/DISABLE FUNCTION
Maximum control voltage2.5 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate787.5 ppm
linearity5%
frequency stability20%
Maximum operating frequency1300 MHz
Minimum operating frequency15.476 MHz
Oscillator typeLVPECL
Nominal supply voltage2.5 V
Installation featuresSURFACE MOUNT
Number of terminals6
Package body materialCERAMIC
Encapsulate equivalent codeDILCC6,.2
surface mountYES
Maximum operating temperature70 °C
Minimum operating temperature
physical size7.0mm x 5.0mm x 1.65mm
Objectid4035290944
Reach Compliance CodeCompliant
Is SamacsysN
YTEOL0
LVPECL Dual-Frequency
Programmable VCXO
General Description
The IDT8N3DV85 is a LVPECL Dual-Frequency Programmable
VCXO with very flexible frequency and pull-range programming
capabilities. The device uses IDT’s fourth generation FemtoClock
®
NG technology for an optimum of high clock frequency and low
phase noise performance. The device accepts 2.5V or 3.3V supply
and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm
x 7mm x 1.55mm package.
The device can be factory-programmed to any two frequencies in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The output frequency is selected by the FSEL pin. The extended
temperature range supports wireless infrastructure, telecommuni-
cation and networking end equipment requirements.
IDT8N3DV85
DATASHEET
Features
Fourth Generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Two factory-programmed output frequencies
VCO frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
VCXO pull range programmable from typical ±12.5 to ±787.5ppm
One 2.5V or 3.3V LVPECL clock output
FSEL control input for frequency selection, LVCMOS/LVTTL
compatible
RMS phase jitter @ 622.08MHz (12kHz - 20MHz):0.46ps (typical)
RMS phase jitter @ 622.08MHz (50kHz - 80MHz): 0.47ps (typical)
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
OSC
114.285 MHz
2
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
VC
1
2
3
6
5
4
V
CC
nQ
Q
÷N
Q
nQ
FSEL
V
EE
÷MINT,
MFRAC
9
VC
Pulldown
A/D
23
Configuration Register (ROM)
(Frequency, Pull range, Polarity)
7
IDT8N3DV85
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
FSEL
IDT8N3DV85CCD REVISION A OCTOBER 30, 2013
1
©2013 Integrated Device Technology, Inc.
How to periodically change broadcast information when dialog is in sleep mode
I am researching dialog chips, and I have some questions to ask you guys. How can I change the broadcast information periodically when the dialog is in sleep mode? More precisely, how can I change the...
zhangyongcai RF/Wirelessly
POWER PCB Tutorial Part 2
Continue to upload:lol...
天道自然 PCB Design
Gain popularity! ! Show off the DIY ALTERA FPGA development board
:kiss: [b][size=7][color=red]Get started quickly, zero basic knowledge[/color][/size][/b][size=4]1. Rich peripherals. 22 peripherals, all peripherals have routines and video explanations, and each dev...
qiuhanqing FPGA/CPLD
DSP Applications
See where DSP can be used...
安_然 DSP and ARM Processors
Register now to explore the entire process of NXP asymmetric dual-core MCU development!
Looking for a microcontroller with an extra edge?The industry's first NXP LPC4300 uses a unique asymmetric dual-core architecture with two built-in ARM processors: a Cortex-M4 core for real-time proce...
EEWORLD社区 MCU
Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes 2
[i=s] This post was last edited by dontium on 2015-1-23 11:13 [/i] I have been on a business trip for more than a week and just came back. I went to the forum and found that there are still tasks that...
oyueyueniao Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 709  205  1351  1466  2635  15  5  28  30  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号