EEWORLDEEWORLDEEWORLD

Part Number

Search

800B561MT100XT

Description
multilayer ceramic capacitors mlcc - smd/smt 100volts 560pf 20%
CategoryPassive components   
File Size431KB,6 Pages
ManufacturerCeramics
Environmental Compliance
Download Datasheet View All

800B561MT100XT Online Shopping

Suppliers Part Number Price MOQ In stock  
800B561MT100XT - - View Buy Now

800B561MT100XT Overview

multilayer ceramic capacitors mlcc - smd/smt 100volts 560pf 20%

ATC 800 B Series
NPO Ceramic, High RF Power
Ultra-Low ESR
Multilayer Capacitors
• Case B Size
(.110" x .110")
• Rugged, reliable
NPO dielectric
• Case optimized for
highest self resonant
frequency
• Capacitance Range
0.1 pF to 1000 pF
• Lowest ESR
• Capable of highest
RF Power
• RoHS Compliant / Lead-Free
ATC’s 800 B Series offers superb performance in demanding high RF
power applications requiring consistent and reliable operation. The
combination of highly conductive metal electrode systems, optimized
case geometries, and proprietary dielectrics, yields the lowest ESR.
ATC’s new NPO low loss rugged dielectrics are designed to provide
superior heat transfer in high RF power applications. Ultra-low ESR
and superior thermal performance insure that the 800 B Series prod-
ucts are your best choice for high RF power applications from VHF
through microwave frequencies.
Typical applications: VHF / UHF / HDTV Broadcast Transmitters, Wire-
less Communications, Public Safety Radio, Avionics, Telecom, WiMAX,
Microwave Communication Systems and Satellite Systems.
Typical circuit applications: High RF Power Filter Networks, Combiners,
Couplers, Matching Networks, Output Coupling, Antenna Coupling, and
DC Blocking and Bypassing.
ELECTRICAL AND MECHANICAL
SPECIFICATIONS
QUALITY FACTOR (Q):
2000 @ 1 MHz
TEMPERATURE COEFFICIENT OF CAPACITANCE (TCC):
0 ±30 PPM/°C (-55°C to +125°C)
INSULATION RESISTANCE (IR):
0.1 pF to 1000 pF:
10
5
Megohms min. @ +25°C at rated WVDC
10
4
Megohms min. @ +125°C at rated WVDC
WORKING VOLTAGE (WVDC):
See Capacitance Values Table, page 2
DIELECTRIC WITHSTANDING VOLTAGE (DWV):
Case B: 250% of rated WVDC for 5 secs
RETRACE:
Less than ±(0.02% or 0.02 pF), whichever is greater
AGING EFFECTS:
None
PIEZOELECTRIC EFFECTS:
None
(No capacitance variation with voltage or pressure)
CAPACITANCE DRIFT:
±(0.02% or 0.02 pF), whichever is greater
OPERATING TEMPERATURE RANGE:
From -55°C to +125°C (No derating of working voltage)
TERMINATION STYLES:
RoHS Compliant and Solder Plate
See Mechanical Configurations, page 3
TERMINAL STRENGTH:
Terminations for chips withstand a pull of
5 lbs. min., 15 lbs. typical, for 5 seconds in direction perpendicular
to the termination surface of the capacitor. Test per MIL-STD-202,
method 211.
ENVIRONMENTAL TESTS
ATC 800 B Series Capacitors are designed and manufactured to meet and
exceed the requirements of EIA-198, MIL-PRF-55681 and MIL-PRF-123.
THERMAL SHOCK:
MIL-STD-202, Method 107, Condition A
MOISTURE RESISTANCE:
MIL-STD-202, Method 106
LOW VOLTAGE HUMIDITY:
MIL-STD-202, Method 103, Condition A, with 1.5 Volts DC applied
while subjected to an environment of 85°C with 85% relative
humidity for 240 hours min.
LIFE TEST:
MIL-STD-202, Method 108, for 2000 hours, at 125°C
200% WVDC applied
ISO 9001
REGISTERED
COMPANY
ATC # 001-1033 Rev. I, 6/13
How to understand keeping time negative
Why is the hold time negative? Is it because the clock frequency is too high? By the way, you can see the minimum hold time bit 0 on the DATASHEET provided by ALTAER. From the definition of hold time,...
eeleader FPGA/CPLD
Electronic combination lock
The course design requires making an electronic password lock, but the one I made cannot change the password and power-off protection. The teacher said it is not qualified! Experts, please help me sen...
yanyang1127 Embedded System
Verilog programming using D flip-flops to generate fixed sequences
As shown in the picture below, I use D flip-flops to form a shift register to generate a fixed sequence 10001110. There is no error in the rtl circuit diagram, but the simulation on modelsim only has ...
cmflyme FPGA/CPLD
Threshold setting for A/D high-speed acquisition of analog signals
Source: Single-chip microcomputer and embedded system applicationAuthor: Li Daguo and Zhang Qingming, Beijing Institute of Technology The A/D conversion interface circuit is a link in the forward chan...
fighting Analog electronics
From CC2530 to CC2530+CC2591
From CC2530 to CC2530+CC2591, in addition to changing #define xHAL_PA_LNA to #define HAL_PA_LNAWhat other settings are there?...
ljt8015 RF/Wirelessly
Apply for LMR24220 power module
I have recently become fascinated with electronic gadgets. I like to use breadboards and discrete components to build some experimental circuits. However, some experimental circuits require a relative...
lcofjp Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2437  1506  2687  2284  1467  50  31  55  46  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号