RSB6SP13160416 datasheet, PDF - EEWORLD Datasheet

RSB6SP13160416: Description20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector terminals; File Size172KB，3 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

RSB6SP13160416 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Maker	TE Connectivity
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	94V-2, POLYPROPYLENE
Fastening method	SCREW
Manufacturer's serial number	RSB6
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	13
Rated current	20 A
Rated voltage	300 V
safety certificate	UL
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	14 AWG
Base Number Matches	1

PLC Anti-interference Technology: Overview of various types of PLCs used in automation systems. Some are centrally installed in the control room, and some are dispersedly installed on each stand-alone device at the production site. Al...; caichong Industrial Control Electronics

How do the 4 sets of digital tubes on the FPGA development board maintain their own values when they are not selected?: module led_dong(seg,sl,clk); //Static module display output [7:0] seg; //Define digital tube segment output pin output[3:0] sl; //Define digital tube position (selection) output pin input clk; //Defin...; yousijia Embedded System

Change jobs, job hunting!!: [b][color=#000000]Hello friends, does anyone know about "Henan Lanxin Technology Co., Ltd."? ? ? Tell me about it, let's learn more about it! ! [/color][/b][color=#000000]After graduation, I have been...; xxhhzz Recruitment

tci6638 Several issues with the IPC example MessageQ: Compiling the IPC example of TCI6638_linux_elfe/x44_compute, the compilation is successful, I have a few questions: 1. Before Ipc_start(), I need to add Ipc_transportConfig(&TransportRpmsg_Factory), d...; zengdingli DSP and ARM Processors

DDIO macros of altera fpga not working?: Calling the DDIO macro unit of altera fpga to do dual edge output, the result does not work, hope comrades to give advice...; habc987 FPGA/CPLD

Let's look at a very simple logical operation.: This is a short piece of code that a friend of mine asked me about today. I analyzed it and it was something that I couldn't figure out at first glance. After thinking about it for a while, I thought ...; 辛昕 Programming Basics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components