EEWORLDEEWORLDEEWORLD

Part Number

Search

531GA99M0000BGR

Description
CMOS Output Clock Oscillator, 99MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531GA99M0000BGR Overview

CMOS Output Clock Oscillator, 99MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531GA99M0000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency99 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
About Zigbee coordinated message resending
Case 1: When capturing packets for Zigbee wireless communication, it is found that there will be a problem when the coordinator sends data to the terminal: 1. The terminal sends a packet with CMD as D...
mocai RF/Wirelessly
51 single chip microcomputer
After the program is modularized in the 51 single-chip microcomputer, a static variable static unsigned char is defined in a .c file. Is this static variable treated as a global variable, or what? Bec...
付经辉 51mcu
Which AD radio frequency chips are more suitable for 4g?
Which AD radio frequency chips are more suitable for 4g?...
gurou1 ADI Reference Circuit
ESP8266/ESP32 drives 16x16 dot matrix ws2812 screen
[size=14px]效果图:[/size]驱动[code]"""ESP8266/ESP32 neopixel 16x16 display driveAuthor: shaoziyangDate:2018.2[url]http://www.micropython.org.cn[/url]""" from machine import Pin import neopixelclass neo16x1...
dcexpert MicroPython Open Source section
關於C2000F28035 trigger soc
[align=left][color=#000] 想請教各位先進,如果想使用timer trigger soc 後 觸發EOC 發生 ADC interrupt,timer有需要做什麼特別設定嗎?[/color][/align][align=left][color=#000]目前我是使用timer1 觸發SOC[/color][/align][align=left][color=#000]ADC....
chunyu Microcontroller MCU
PLL in altera FPGA
When there is an error in the external crystal oscillator clock frequency or duty cycle, can PLL be used to correct the clock to make the clock frequency accurate?...
全部都是泡馍 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1421  2739  1508  2471  522  29  56  31  50  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号