EEWORLDEEWORLDEEWORLD

Part Number

Search

EG-2102CB322.2656M-LGRNB

Description
CLOCK SAW OSCILLATOR
CategoryPassive components    oscillator   
File Size252KB,2 Pages
ManufacturerSeiko Epson Corporation
Environmental Compliance
Download Datasheet Parametric View All

EG-2102CB322.2656M-LGRNB Overview

CLOCK SAW OSCILLATOR

EG-2102CB322.2656M-LGRNB Parametric

Parameter NameAttribute value
physical size5.0mm x 3.2mm x 1.4mm
Is it Rohs certified?Yes
Country Of OriginJapan, Mainland China, Malaysia, Thailand
Is SamacsysN
YTEOL3
Objectid1316152139
package instructionSOLCC6,.12
Reach Compliance CodeCompliant
Nominal operating frequency322.2656 MHz
Oscillator typeSAW OSCILLATOR
Nominal supply voltage3.3 V
frequency tolerance50 ppm
Maximum operating frequency700 MHz
Minimum operating frequency100 MHz
JESD-609 codee4
Certification statusNot Qualified
Terminal surfaceGold (Au)
Installation featuresSURFACE MOUNT
Number of terminals6
Package body materialCERAMIC
Encapsulate equivalent codeSOLCC6,.12
surface mountYES
Maximum operating temperature85 °C
Minimum operating temperature-5 °C
maximum symmetry55/45 %
Output compatibilityLVDS
Maximum slew rate30 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Crystal oscillator
Product Number (please contact us)
CRYSTAL OSCILLATOR
LOW-JITTER SAW OSCILLATOR
EG-2121CB P: X1M000211xxxx00
EG-2121CB L: X1M000231xxxx00
EG-2102CB P: X1M000201xxxx00
EG-2102CB L: X1M000221xxxx00
EG - 2121
/
2102CB
:
:
:
Output
:
Function
:
External
dimensions
:
Frequency
range
Supply
voltage
100 MHz to 700 MHz
2.5 V

EG-2121CB
3.3 V

EG-2102CB
Differential LV-PECL or LVDS
Output enable (OE)
5.0 × 3.2 × 1.4 mm
Actual size
Low
jitter and low phase noise by SAW unit.
Specifications (characteristics)
Item
Output frequency range
Supply voltage
Storage temperature
Operating temperature *1
Frequency tolerance *1
Current consumption
Disable current
Symmetry
Output voltage
(Differential LV-PECL)
Symbol
fo
VCC
T_stg
T_use
f_tol
ICC
I_dis
SYM
VOH
VOL
VOD
dVOD
VOS
dVOS
L_ECL
L_LVDS
VIH
VIL
tr / tf
t_str
0.23 ps Max.
0.22 ps Max.
0.21 ps Max.
0.18 ps Max.
0.16 ps Max.
0.14 ps Max.
0.10 ps Max.
Differential LV-PECL
EG-2121CB P
EG-2102CB P
LVDS
EG-2121CB L
EG-2102CB L
Conditions / Remarks
Please contact us about available frequencies.
Storage as single product.
100 MHz to 700 MHz
2.5 V
0.125
V
3.3 V
0.33
V
2.5 V
0.125
V
3.3 V
0.33
V
-55
C
to +125
C
P:0
C
to +70
C
,R:-5
C
to +85
C
,S:-20
C
to +70
C
G:
50
10
-6
,H:
100 
10
-6
60 mA Max.
30 mA Max.
2 mA Max.
15 mA Max.
45 % to 55 %
1.55 V Typ.
2.35 V Typ.
VCC-1.025 V to VCC-0.88 V
0.80 V Typ.
1.60 V Typ.
VCC-1.81 V to VCC-1.62 V
350 mV Typ, 247 mV to 454 mV
50 mV Max.
1.25 V Typ, 1.125 V to 1.375 V
150 mV Max.
50
100
70 % VCC Min.
30 % VCC Max.
400 ps Max.
10 ms Max.
0.27 ps Max.
0.24 ps Max.
0.23 ps Max.
0.19 ps Max.
0.16 ps Max.
0.14 ps Max.
0.10 ps Max.
OE=VCC, L_ECL=50
or L_LVDS=100
OE=GND
At outputs crossing point
DC characteristics
VOD1, VOD2
dVOD =
VOD1-VOD2
DC characteristics
VOS1, VOS2
dVOS =
VOS1-VOS2
Terminated to VCC -2.0 V
Connected between OUT to
OUT
OE terminal
Between 20 % and 80 % of (VOH-VOL).
Between 20 % and 80 %of Differential Output Peak
to Peak voltage.
Time at minimum supply voltage to be 0 s
100 MHz
fo
150 MHz
150 MHz
fo
200 MHz
200 MHz
fo
300 MHz
Offset frequency:
300 MHz
fo
400 MHz
12 kHz to 20 MHz
400 MHz
fo
500 MHz
500 MHz
fo
600 MHz
600 MHz
fo
700 MHz
+25
C,
First year, VCC=2.5 V,3.3 V
Output voltage (LVDS)
Output load condition
(ECL) / (LVDS)
Input voltage
Rise time / Fall time
Start-up time
Phase Jitter
tPJ
Frequency aging *2
f_aging
10
10
-6
/ year Max.
*1 As per table below.
*2 Except : ***A
Output
P: Differential LV-PECL
A *3
N *4
Aging: A (include 10years aging at 25C) or N (exclude aging)
PHPA
PHPN
HP:
100 
10
-6
, ( 0 to +70
C)
PHRA
PHRN
HR:
100 
10
-6
, ( -5 to +85
C)
PHSA
PHSN
HS:
100 
10
-6
, ( -20 to +70
C)
Frequency tolerance and
operating temperature
PGPA
PGPN
GP:
50 
10
-6
, ( 0 to +70
C)
-
PGRN
GR:
50 
10
-6
, ( -5 to +85
C)
-6
-
PGSN
GS:
50 
10 , ( -20 to +70
C)
*3 This includes initial frequency tolerance, temperature variation, supply voltage variation, reflow drift, and aging(+25
C,10
years).
*4 This includes initial frequency tolerance, temperature variation, supply voltage variation, and reflow drift (except aging).
L: LVDS
A *3
LHPA
LHRA
LHSA
LGPA
-
-
N *4
LHPN
LHRN
LHSN
LGPN
LGRN
LGSN
External dimensions
0.64
#6
#5
#4
3.2
0.2
#4
#5
#6
0.6 1.3
(Unit:mm)
Footprint (Recommended)
0.84
(Unit:mm)
E
212.50P
1P 1X1A
#1
#2
#3
5.0
0.2
#3
1.4
0.15
#2
1.27
#1
2.54
OE pin = HIGH : Specified frequency output.
OE pin = LOW : Output is high impedance
#2 and #3 are connected to the cover.
Pin map
Pin
1
2
3
4
5
6
Connection
OE *
GND
GND
OUT
OUT
V
CC
2.0
1.27
2.54
*) Standby function built-in.
To maintain stable operation, provide a 0.01 µF to
0.1 µF by-pass capacitor at a location as near as
possible to the power source terminal of the crystal
product (between V
CC
- GND).
1.6
WinCE 5.0 ListView control shortcut menu problem
Help!!! The ListView control, when holding the selection (pressing and holding), the shortcut menu does not appear. Can anyone tell me what is going on? ? ? How can I display the shortcut menu correct...
lian Embedded System
Oscilloscope Isolation Issues
[Ask if you don't understand] I have never understood the isolation of oscilloscopes, so I would like to ask for help. For example, I accidentally clipped the small clip of the non-isolated oscillosco...
shaorc Power technology
The barcode data format captured by Bus Hound
Hello everyone! I used Bus Hound to capture the barcode data from the scanner, and found that the data does not seem to be in ascii format. But it is very regular. For example, the following data is t...
ruiqing2007 Embedded System
LCD screen display rotation problem on S3C2410 development board
uC/GUI has been transplanted to the 2410 board. The LCD I have now is a 240*320 vertical screen display, with the (0,0) point at the upper left corner. Now I want to display it in horizontal mode. How...
wangxingfei ARM Technology
Xilinx Embedded IP Catalog
Get all IP for embedded methods. The following cores are included in EDK. Each core runs directly in Xilinx Platform Studio with MicroBlaze soft processors and PowerPC processors. [table=500][tr][td=1...
心仪 FPGA/CPLD
Invalid Node in AssociatedDevList
[align=left][color=#000][font=宋体][size=12px]Yesterday, I found a problem. The ED device does not define the NV_RESTORE macro. After frequent power-off and power-on, it cannot access the network. [/siz...
wateras1 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 12  2139  2720  1608  1256  1  44  55  33  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号