EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

39110 0045000

Description
10 AWG 电子线 电线 105/30 黄色 600V 5000'(1524.0m)
CategoryWire/cable    Wire and cable   
File Size261KB,2 Pages
ManufacturerBelden Wire & Cable
Download Datasheet Parametric View All

39110 0045000 Overview

10 AWG 电子线 电线 105/30 黄色 600V 5000'(1524.0m)

39110 0045000 Parametric

Parameter NameAttribute value
category
MakerBelden Wire & Cable
series-
Packagespool
Cable typeelectronic wire
Wire gauge10 AWG
Number of wire strands105/30
conductor materialCopper, tin plated
Sheath (insulation) materialOxidized polyphenylene ether (PPO)
Sheath (insulation) diameter0.134"(3.40mm)
Sheath (insulation) thickness0.012"(0.30mm)
length5000'(1524.0m)
Voltage600V
Operating temperature-40°C ~ 105°C
Sheath coloryellow
characteristic-
Basic product number39110
MSP432 MCU realizes speech recognition technology
In a world where everything is connected, more and more electronic devices that can understand speech are coming into our sight. In devices such as smartphones, tablets and laptops with Siri or Cortan...
Jacktang Microcontroller MCU
Single button control start/stop in S7-200 programming
Single button control start/stop Normally, the external device controlled by PLC must have at least one start and one stop button as input signals to control the running and stopping of the program, s...
bianpinqi Industrial Control Electronics
EE_FPGA【Preparatory Knowledge 2】----Introduction to Verilog
I am not going to recommend any specific books. Just google them and you will find many. If you are interested, you can take a look.What I want to say is that you will understand more only when you ac...
chenzhufly FPGA/CPLD
If you have any information about Guangdong Yixun, Puxin Technology Co., Ltd., please visit
I want to know about "Guangdong Yixun, Puxin Technology Co., Ltd." 1. What is the overall situation of the company; 2. What is its relationship with "Guangdong Telecom Research Institute"? Thank you...
zc85377 Embedded System
About BuildGates comprehensive issues
I would like to ask all the experts, in my design , the clock clk is input through PIN, and the output is clk_div after frequency division. When synthesizing, set_generated_clock is used to constrain ...
eeleader FPGA/CPLD
USB to RS485 schematic diagram using FT232
How to use the TXDEN pin of FT232 in USB to RS485? Will it automatically become high when there is data output and automatically become low level when there is no data output? Why do we need to connec...
不一样的外星人 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2483  2786  1840  1127  1273  50  57  38  23  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号