EEWORLDEEWORLDEEWORLD

Part Number

Search

MT48V8M32LFB5-8 TR

Description
SDRAM - 移动 LPSDR 存储器 IC 256Mb(8M x 32) 并联 125 MHz 7 ns 90-VFBGA(8x13)
Categorysemiconductor    memory   
File Size2MB,75 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Environmental Compliance
Download Datasheet Parametric View All

MT48V8M32LFB5-8 TR Overview

SDRAM - 移动 LPSDR 存储器 IC 256Mb(8M x 32) 并联 125 MHz 7 ns 90-VFBGA(8x13)

MT48V8M32LFB5-8 TR Parametric

Parameter NameAttribute value
category
MakerMicron Technology
series-
PackageTape and Reel (TR) Cut Tape (CT)
memory typeVolatile
memory formatDRAM
technologySDRAM - Mobile LPSDR
storage256Mb(8M x 32)
memory interfacein parallel
Write cycle time - words, pages15ns
Voltage - Power supply2.3V ~ 2.7V
Operating temperature0°C ~ 70°C(TA)
Installation typesurface mount type
Package/casing90-VFBGA
Supplier device packaging90-VFBGA(8x13)
Clock frequency125 MHz
interview time7 ns
Basic product numberMT48V8M32
256Mb: x32 Mobile SDRAM
Features
Mobile SDRAM
MT48LC8M32LF, MT48V8M32LF, MT48H8M32LF - 2 Meg x 32 x 4 banks
For the latest data sheet, refer to Micron’s Web site:
www.micron.com/products/dram/mobile
Features
Low voltage power supply
Partial array self refresh power-saving mode
Temperature Compensated Self Refresh (TCSR)
Deep power-down mode
Programmable output drive strength
Fully synchronous; all signals registered on positive
edge of system clock
Internal pipelined operation; column address can
be changed every clock cycle
Internal banks for hiding row access/precharge
Programmable burst lengths: 1, 2, 4, 8, or full page
Auto precharge, includes concurrent auto
precharge, and auto refresh modes
Self-refresh mode; standard and low power
64ms, 4,096-cycle refresh
LVTTL-compatible inputs and outputs
Commercial and industrial temperature ranges
Supports CAS latency of 1, 2, 3
Options
• V
DD
/V
DD
Q
• 3.3V/3.3V
• 2.5V/2.5V
• 1.8V/1.8V
• Configurations
• 8 Meg x 32 (2 Meg x 32 x 4 banks)
• Package/Ballout
• 90-ball VFBGA (8mm x 13mm)
(Standard)
• 90-ball VFBGA (8mm x 13mm)
(Lead-free)
• Timing (Cycle Time)
• 7.5ns @ CL = 3 (133 MHz)
• 7.5ns @ CL = 2 (104 MHz)
• 8ns @ CL = 3 (125 MHz)
• 8ns @ CL = 2 (104 Mhz)
• 10ns @ CL = 3 (100 MHz)
• 10ns @ CL = 2 (83 Mhz)
• Operating Temperature Range
• Commercial (0° to +70°C)
• Industrial (-40°C to +85°C)
Marking
LC
V
H
8M32
F5
B5
-75
-75
-8
-8
-10
-10
None
IT
Table 1: Addressing
8 Meg x 32
Configuration
Refresh Count
Row Addressing
Bank Addressing
Column Addressing
2 Meg x 32 x 4 banks
4K
4K (A0–A11)
4 (BA0, BA1)
512 (A0–A8)
Table 2: Key Timing Parameters
CL = CAS (READ) latency
Speed
Grade
-75
-8
-10
-75
-8
-10
Clock
Frequency
133 MHz
125 MHz
100 MHz
133 MHz
104 MHz
83 MHz
Access Time
CL = 2
7ns
8ns
8ns
CL = 3
6ns
7ns
7ns
-
Setup
Time
2.5ns
2.5ns
2.5ns
2.5ns
2.5ns
2.5ns
Hold
Time
1ns
1ns
1ns
1ns
1ns
1ns
PDF: 09005aef80d460f2/Source: 09005aef80cd8d41
256Mb SDRAM x32_1.fm - Rev. G 6/05
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1911  2041  434  2341  634  39  42  9  48  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号