DM74ALS273 Octal D-Type Edge-Triggered Flip-Flop with Clear
April 1984
Revised February 2000
DM74ALS273
Octal D-Type Edge-Triggered Flip-Flop with Clear
General Description
These monolithic, positive-edge-triggered flip-flops utilize
TTL circuitry to implement D-type flip-flop logic with a direct
clear input.
Information at the D inputs meeting the setup requirements
is transferred to the Q outputs on the positive-going edge
of the clock pulse. Clock triggering occurs at a particular
voltage level and is not directly related to the transition time
of the positive-going pulse. When the clock input is at
either the HIGH or LOW level, the D input signal has no
effect at the output.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Buffer-type outputs and improved AC offer significant
advantage over DM74LS273.
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
Functionally
DM74LS273.
and
pin-for-pin
compatible
with
Ordering Code:
Order Number
DM74ALS273WM
DM74ALS273SJ
DM74ALS273MSA
DM74ALS273N
Package Number
M20B
M20D
MSA20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
© 2000 Fairchild Semiconductor Corporation
DS006216
www.fairchildsemi.com
DM74ALS273
Absolute Maximum Ratings
(Note 1)
Supply Voltage
Input Voltage
Operating Free Air Temperature Range
Storage Temperature Range
Typical
θ
JA
N Package
M Package
60.0°C/W
79.0°C/W
7V
7V
0°C to
+70°C
−65°C
to
+150°C
Note 1:
The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Symbol
V
CC
V
IH
V
IL
I
OH
I
OL
f
CLK
t
W(CLK)
t
W
t
SU
t
H
T
A
Supply Voltage
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Current
LOW Level Output Current
Clock Frequency
Width of Clock Pulse
Width of Clear Pulse
Data Setup Time (Note 2)
Clear Inactive
Data Hold Time
Free Air Operating Temperature
HIGH
LOW
LOW
0
14
14
10
10↑
15↑
0↑
0
70
Parameter
Min
4.5
2
0.8
−2.6
24
35
Nom
5
Max
5.5
Units
V
V
V
mA
mA
MHz
ns
ns
ns
ns
ns
°C
Note 2:
The (↑) arrow indicates the positive edge of the Clock is used for reference.
Electrical Characteristics
over recommended operating free air temperature range. All typical values are measured at V
CC
=
5V, T
A
=
25°C.
Symbol
V
IK
V
OH
V
OL
I
I
I
IH
I
IL
I
O
I
CC
Parameter
Input Clamp Voltage
HIGH Level
Output Voltage
LOW Level
Output Voltage
HIGH Level Input Current
LOW Level Input Current
Output Drive Current
Supply Current
V
CC
=
4.5V
V
CC
=
4.5V to 5.5V
V
CC
=
4.5V
Conditions
V
CC
=
4.5V, I
I
= −18
mA
I
OH
= −2.6
mA
I
OH
= −400 µA
I
OL
=
12 mA
I
OL
=
24 mA
2.4
V
CC
−
2
0.25
0.35
0.4
0.5
0.1
20
−0.2
V
O
=
2.25V
Outputs HIGH
Outputs LOW
−30
11
19
−112
20
29
3.3
Min
Typ
Max
−1.5
Units
V
V
V
V
V
mA
µA
mA
mA
mA
mA
Input Current @ Maximum Input Voltage V
CC
=
5.5V, V
IH
=
7V
V
CC
=
5.5V, V
IH
=
2.7V
V
CC
=
5.5V, V
IL
=
0.4V
V
CC
=
5.5V
V
CC
=
5.5V
Outputs OPEN
Switching Characteristics
over recommended operating free air temperature range.
Symbol
f
MAX
t
PHL
t
PLH
t
PHL
Parameter
Maximum Clock Frequency
Propagation Delay Time
HIGH-to-LOW Level Output
Propagation Delay Time
LOW-to-HIGH Level Output
Propagation Delay Time
HIGH-to-LOW Level Output
Conditions
V
CC
=
4.5V to 5.5V
R
L
=
500Ω
C
L
=
50 pF
Clear
Clock
Clock
Any Q
Any Q
Any Q
From
To
Min
35
4
2
3
18
12
15
Max
Units
MHz
ns
ns
ns
3
www.fairchildsemi.com
NXP MCU
京公网安备 11010802033920号
EEWORLD
