EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

EEU-FC0J682L

Description
6800 µF 6.3 V 铝电解电容器 径向,Can 105°C 时为 5000 小时
CategoryPassive components    capacitor   
File Size1013KB,17 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Environmental Compliance
Download Datasheet Parametric View All

EEU-FC0J682L Online Shopping

Suppliers Part Number Price MOQ In stock  
EEU-FC0J682L - - View Buy Now

EEU-FC0J682L Overview

6800 µF 6.3 V 铝电解电容器 径向,Can 105°C 时为 5000 小时

EEU-FC0J682L Parametric

Parameter NameAttribute value
category
MakerPanasonic
seriesFC
PackageBulk
capacitance6800 µF
Tolerance±20%
Voltage - Rated6.3 V
ESR (equivalent series resistance)-
Service life at different temperatures5000 hours at 105°C
Operating temperature-55°C ~ 105°C
polarizationpolarization
gradeAEC-Q200
applicationAutomotive grade
Ripple current at different low frequencies2.257 A @ 120 Hz
Ripple current at different high frequencies2.655 A @ 100 kHz
impedance18 mOhms
lead spacing0.197"(5.00mm)
size/dimensions0.492" diameter (12.50mm)
Height - Installation (maximum)1.575"(40.00mm)
Surface mount pad dimensions-
Installation typeThrough hole
Package/casingRadial, Can
Basic product numberEEU-FC
F28027 emulates I2C
Seeing that many people in the forum want I2C drivers, I originally thought of posting them after the electrical design is completed, but forget it. I will post the I2C.c and header files used in a pr...
liuming759 Microcontroller MCU
Ask God
I defined the clk_3 variable as reg type, but it gave me an error saying "Illegal left hand side of continuous assign". Why is this happening? Is there any in-depth information about the use of assign...
saf806 FPGA/CPLD
Audio Hardware Basics
1. CODEC:audio compression CO + decompression DEC, CODEC is a multimedia digital signal codec, mainly responsible for DAC and ADC. Whether it is an audio accelerator or an I/O controller, their input ...
fish001 Analogue and Mixed Signal
I found out why the post lost its formatting.
When switching between Discuz! Code mode and WYSIWYG mode while editing a post, formatting is lost....
柳叶舟 Suggestions & Announcements
How to build a "full-power" chip
Chip design faces a variety of challenges in many aspects, which require network and system design expertise as well as chip technology to solve. Ultimately, customers always want to reduce total syst...
soso FPGA/CPLD
Research on Key Issues in FPGA Design
With the improvement of FPGA (Field Programmable Gate Array) capacity, function and reliability, its application in modern digital communication systems is becoming more and more extensive. Using FPGA...
songbo FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2144  1591  2888  1916  2004  44  33  59  39  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号