EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5330L-A00229-GM

Description
时钟 扇出缓冲器(分配),变换器 IC 1:4 350 MHz 24-VFQFN 裸露焊盘
Categorysemiconductor    clock and timing   
File Size137KB,20 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

SI5330L-A00229-GM Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5330L-A00229-GM - - View Buy Now

SI5330L-A00229-GM Overview

时钟 扇出缓冲器(分配),变换器 IC 1:4 350 MHz 24-VFQFN 裸露焊盘

SI5330L-A00229-GM Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
series-
Packagetray
typefanout buffer (allocation), converter
Number of circuits1
Ratio - Input:Output1:4
Differential - Input:OutputNo/Yes
enterCMOS,HSTL,LVTTL,SSTL
outputLVDS
Voltage - Power supply1.71V ~ 3.63V
Operating temperature-40°C ~ 85°C
Installation typesurface mount type
Package/casing24-VFQFN Exposed Pad
Supplier device packaging24-QFN(4x4)
Frequency - maximum350 MHz
Basic product numberSI5330
Si5330
1 . 8 / 2 . 5 / 3 . 3 V L
O W
- J
I T T E R
, L
O W
- S
K EW
C
L O C K
B
U F F E R
/ L
E V E L
T
R A N S L A T O R
Features
18
17
16
15
14
13
7
8
9
10
11
12
Supports single-ended or
differential input clock signals
Generates four differential
(LVPECL, LVDS, HCSL) or eight
single-ended (CMOS, SSTL,
HSTL) outputs
Provides signal level translation

Differential to single-ended

Single-ended to differential

Differential to differential

Single-ended to single-ended
Wide frequency range

LVPECL, LVDS: 5 to 710 MHz

HCSL: 5 to 250 MHz

SSTL, HSTL: 5 to 350 MHz

CMOS: 5 to 200 MHz
Additive jitter: 150 fs RMS typ
RSVD_GND
CLK0A
CLK0B
VDD
VDDO0
20
Small size: 24-lead, 4 x 4 mm
QFN
24
23
22
21
19
OEB
CLK1A
CLK1B
VDDO1
VDDO2
CLK2A
CLK2B
RSVD_GND
Output-output skew: 100 ps
Propagation delay: 2.5 ns typ
Single core supply with excellent
PSRR: 1.8, 2.5, or 3.3 V
Output driver supply voltage
independent of core supply: 1.5,
1.8, 2.5, or 3.3 V
Loss of Signal (LOS) indicator
allows system clock monitoring
Output Enable (OEB) pin allows
glitchless control of output clocks
Low power: 10 mA typical core
current
Industrial temperature range:
–40 to +85
°
C
Ordering Information:
See page 14.
Pin Assignments
IN1
IN2
IN3
1
Applications
2
3
High Speed Clock Distribution
Ethernet Switch/Router
SONET / SDH
PCI Express 2.0/3.0
Fibre Channel
MSAN/DSLAM/PON
Telecom Line Cards
RSVD_GND
RSVD_GND
RSVD_GND
GND
GND
CLK3B
Functional Block Diagram
V
DD
V
DDO0
CLK0
Si5330
V
DDO1
CLK1
Single-ended
or
Differential
IN
V
DDO2
CLK2
Single-ended
or
Differential
V
DDO3
LOS
OEB
Control
CLK3
Rev. 1.0 4/12
Copyright © 2012 by Silicon Laboratories
VDDO3
VDD
LOS
CLK3A
4
5
6
Si5330
Ask about the WINCE PRIVATE directory compilation problem
I modified the code in the COMMON directory of PVIVATE in WINCE. Do I have to re-SYSGEN to make it effective? I don't know if there is a faster way. I don't want to wait so long!...
等待巴蒂 Embedded System
Automatically load Cadence Toolbox functional components
Program function: Load all Cadence toolbox functional components. The function of Cadence toolbox is actually the skill function acquired by Cadence. However, it is hidden deep and usually needs to be...
yepeda PCB Design
Let's read together! ——Power supply design book recommendations
Spring is the best time of the year, it is a good time to read~EEWorld has carefully compiled a list of power supply design books. According to the needs of three different types of power supply engin...
okhxyyo Power technology
Previous Topics of the National Undergraduate Electronic Design Competition
[i=s] This post was last edited by paulhyde on 2014-9-15 09:39 [/i] Previous Topics of the National Undergraduate Electronic Design Competition (1994-2003) [Challenge yourself?]...
呱呱 Electronics Design Contest
Future Green Water Museum
This half-ship, half-building water design is multifunctional and integrates various high-tech features. Its plant-covered shape is very eye-catching. This ship, which relies on both solar energy and ...
xyh_521 Energy Infrastructure?
What is the problem with the progress bar when AD is doing PCB routing? (The problem has been solved, welcome to continue discussing)
[i=s] This post was last edited by yjguohua on 2018-12-26 16:16 [/i] When AD is doing PCB routing, something like a progress bar appears. What is it? How to remove it? This board was imported from PAD...
yjguohua PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2236  1548  1850  2264  2389  46  32  38  49  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号