532BB000260DG datasheet, PDF - EEWORLD Datasheet

532BB000260DG: DescriptionLVDS XO（标准）引脚可配置/可选择振荡器 3.3V 6-SMD，无引线; CategoryPassive components oscillator; File Size1MB，12 Pages; ManufacturerSilicon Labs; Websitehttps://www.silabs.com

Download Datasheet Parametric View All

532BB000260DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	532BB000260DG	-	-	View	Buy Now

LVDS XO（标准）引脚可配置/可选择振荡器 3.3V 6-SMD，无引线

Parameter Name	Attribute value
category
Maker	Silicon Labs
series	Si532
Package	tray
\u96F6\u4EF6\u72B6\u6001	\u5728\u552E
basic resonator	crystal
type	XO (Standard)
Frequency - Output 1	148.35165MHz，148.5MHz
Frequency - Output 2	-
Frequency - Output 3	-
Frequency - Output 4	-
Function	enable/disable
output	LVDS
Voltage - Power supply	3.3V
frequency stability	±20ppm
Operating temperature	-40°C ~ 85°C
Current - Power Supply (Maximum)	98mA
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
high	0.071"（1.80mm）
Package/casing	6-SMD, no leads
Basic product number	SI532

Characteristics and Applications of Broadband Fixed-Gain Amplifier THS4302: Abstract: THS4302 is a new type of fixed gain amplifier launched by TI. It has a bandwidth of 2.4GHz and a fixed gain of +5V/V. Its performance is four times that of existing similar products. It can ...; fighting RF/Wirelessly

Don’t look at the answer, did you calculate it correctly?: Don’t look at the answer, did you calculate it correctly?...; zqjqq88 Analog electronics

The role of N-channel MOS tube: The attached picture is a circuit diagram. This circuit is part of the circuit on an accelerometer module. SAL and SDA are connected to the chip IIC interface, and EX_SAL and EX_SDA are connected to t...; 燕园技术宅 Analog electronics

How to move untitled window by dragging the mouse in WinCE: WinCE How to move an untitled window by dragging the mouse? In Windows, SendMessage(this->m_hWnd,WM_SYSCOMMAND,SC_MOVE|HTCAPTION,0) in the LbuttonDown handler of the child window is enough, but it doe...; stlong Embedded System

Design of Ethernet Controller Based on FPGA: Has anyone done this before? I hope we can share some experience. . ....; 楚楚动人 FPGA/CPLD

My opinion on reset in FPGA design!: The design of FPGA reset problem is as follows: 1. Does FPGA reset use asynchronous reset or synchronous reset? Asynchronous reset: The reset signal has the highest priority. As long as the reset sign...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components