EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

510CAB63M8880AAG

Description
振荡器 63.888 MHz CMOS XO(标准) 3.3V 启用/禁用 4-SMD,无引线
CategoryPassive components    oscillator   
File Size427KB,31 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

510CAB63M8880AAG Online Shopping

Suppliers Part Number Price MOQ In stock  
510CAB63M8880AAG - - View Buy Now

510CAB63M8880AAG Overview

振荡器 63.888 MHz CMOS XO(标准) 3.3V 启用/禁用 4-SMD,无引线

510CAB63M8880AAG Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi510
Packagebring
\u96F6\u4EF6\u72B6\u6001\u5728\u552E
basic resonatorcrystal
typeXO (Standard)
Functionenable/disable
outputCMOS
Voltage - Power supply3.3V
frequency stability±50ppm
绝对牵引范围 (APR)-
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power Supply (Maximum)26mA
grade-
Installation typesurface mount type
Package/casing4-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
电流 - 供电(禁用)(最大值)18mA
frequency63.888 MHz
Basic product numberSI510
Can anyone tell me about the function of JQC-3F (T73) small relay?
[b][/b]...
liangjizeng Analog electronics
FPGA learning sharing---beginners' happiness (remember to use FPGA to complete the control and reading of DS18B20)
[size=4][u] Dear forum friends, [/size] [size=4] After the National Day, I started to talk about the graduation project warm-up topic given to me by my teacher in the forum space: Use the Red Hurrican...
zqzq501311 FPGA/CPLD
The core module design of handheld instrument based on MSP430
[color=red][font=arial][size=2]MSP430[/size][/font][/color][color=red][font=arial][size=2][/size][/ font][/color][color=red][font=arial][siz e=2]Handheld[/size][/font][/color][color=red][font=arial][s...
qwqwqw2088 Microcontroller MCU
Regarding the bit width issue
As the title says, I would like to ask an expert, how should I understand the bit width in Verilog? I have read several books and they only give a few simple examples, which is not very clear to me. W...
ruiquan765 FPGA/CPLD
Lock-in amplifier intelligent detection system
[p=30, null, left][font=宋体][size=3][color=#000000][b]1 Overview[/b] In order to reduce the tedious process of manually operating the phase-locked amplifier during measurement, a phase-locked amplifier...
fish001 Analogue and Mixed Signal
Electronic combination lock
[i=s]This post was last edited by paulhyde on 2014-9-15 04:23[/i] The electronic password lock may have some problems. Please help me analyze how to complete the function of the electronic lock!...
elle0406 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 344  1531  1523  1820  2182  7  31  37  44  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号