EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

510BCA135M000BAGR

Description
振荡器 135 MHz LVDS XO(标准) 3.3V 启用/禁用 6-SMD,无引线
CategoryPassive components    oscillator   
File Size427KB,31 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

510BCA135M000BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
510BCA135M000BAGR - - View Buy Now

510BCA135M000BAGR Overview

振荡器 135 MHz LVDS XO(标准) 3.3V 启用/禁用 6-SMD,无引线

510BCA135M000BAGR Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi510
PackageTape and Reel (TR)
\u96F6\u4EF6\u72B6\u6001\u5728\u552E
basic resonatorcrystal
typeXO (Standard)
Functionenable/disable
outputLVDS
Voltage - Power supply3.3V
frequency stability±20ppm
绝对牵引范围 (APR)-
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power Supply (Maximum)23mA
grade-
Installation typesurface mount type
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
电流 - 供电(禁用)(最大值)18mA
frequency135 MHz
Basic product numberSI510
A fully digital phase-locked loop design under large frequency deviation and low signal-to-noise ratio conditions
A fully digital phase-locked loop design under large frequency deviation and low signal-to-noise ratio conditions...
雷北城 FPGA/CPLD
Embedded fingerprint recognition system
Has anyone done embedded fingerprint recognition? Can you send the relevant information to my email address collegeml@gmail.com? I have searched the Internet for a long time but have no clue. Thank yo...
slevin Embedded System
EEWORLD University Hall ---- Learn HLS with me
Learn HLS with me : https://training.eeworld.com.cn/course/4854This series of teaching videos is led by Xilinx senior strategic application engineers to guide you from scratch, step by step to master ...
抛砖引玉 FPGA/CPLD
The ip core generates RAM, perfect simulation, but there are still some small details I would like to ask the masters
[i=s] This post was last edited by 调戏、和尚/ on 2015-7-29 20:43 [/i] [postbg]bg8.png[/postbg][size=3][b]Single-port RAM 1024*8 size generated by IP core[/b][/size] The simulation diagram has come out, it...
调戏、和尚/ FPGA/CPLD
Unpack and evaluate to win prizes - you are just one unpacking away from truly owning it!
[font=微软雅黑][size=3]What have you taken apart recently? Why? To repair? To modify? [/size][/font][font=微软雅黑][size=3]Or just to take it apart to find out what it is, and to improve your own hands-on ski...
eric_wang Making friends through disassembly
Please introduce the specific model of DSP
Please introduce the specific model of DSPMy requirements are as follows: 1. Main frequency 50M+; 2. ADC channels 8+, accuracy 8-12 bits (preferably adjustable, like MSP430), internal resistance shoul...
shushu DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1227  2264  423  259  2640  25  46  9  6  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号