EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

530EB156M250DG

Description
振荡器 156.25 MHz LVPECL XO(标准) 2.5V 启用/禁用 6-SMD,无引线
CategoryPassive components    oscillator   
File Size302KB,13 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

530EB156M250DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530EB156M250DG - - View Buy Now

530EB156M250DG Overview

振荡器 156.25 MHz LVPECL XO(标准) 2.5V 启用/禁用 6-SMD,无引线

530EB156M250DG Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi530
Packagebring
basic resonatorcrystal
typeXO (Standard)
Functionenable/disable
outputLVPECL
Voltage - Power supply2.5V
frequency stability±20ppm
绝对牵引范围 (APR)-
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power Supply (Maximum)121mA
grade-
Installation typesurface mount type
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
电流 - 供电(禁用)(最大值)75mA
frequency156.25 MHz
Basic product numberSI530
Terasic Altera DE2-115 FPGA Development Board 9.5 New with Complete Accessories
As the title says, nearly new, fully functional, 1800rmb or exchange for onyx m92 series e-reader plus the difference. QQ: 1033015591 [[i] This post was last edited by loadjump on 2012-9-30 12:39 [/i]...
loadjump Buy&Sell
How to deal with this problem in Altium Designer?
[color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif]As shown in the figure:[/font][/backcolor][/color] [img=354,276]http://uphotos.eepw.com.cn/wangfuchong/pics/086bb35e8626b9089b55872960626f...
wangfuchong PCB Design
DAPLink version upgraded to 0254
DAPlink version has been upgraded to 0254. You can upgrade it now. [url=https://github.com/ARMmbed/DAPLink/releases]https://github.com/ARMmbed/DAPLink/releases[/url]...
dcexpert MicroPython Open Source section
PROTEUS Chinese Tutorial
PROTEUS Chinese Tutorial.doc...
luopi2000 MCU
The withstand voltage of film capacitors
[Ask if you don't understand] The withstand voltage of the film capacitor in the picture is only marked as 600VDC. Now the DC voltage coming in through the lower terminal is 540V (from three-phase 380...
shaorc Analog electronics
Synchronization of asynchronous clock signals
In asynchronous design, signal synchronization is necessary to prevent metastable states. The synchronization of single-bit signals is usually done by clock latching. From the perspective of asynchron...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 988  894  1409  877  2092  20  18  29  43  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号