514AAA002011AAG datasheet, PDF

514AAA002011AAG: Description振荡器 4.2 MHz LVPECL XO（标准） 3.3V 启用/禁用（可编程） 6-SMD，无引线; CategoryPassive components oscillator; File Size2MB，38 Pages; ManufacturerSilicon Labs; Websitehttps://www.silabs.com; Environmental Compliance

Download Datasheet Parametric View All

514AAA002011AAG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	514AAA002011AAG	-	-	View	Buy Now

振荡器 4.2 MHz LVPECL XO（标准） 3.3V 启用/禁用（可编程） 6-SMD，无引线

Parameter Name	Attribute value
category
Maker	Silicon Labs
series	Si514
Package	bring
\u96F6\u4EF6\u72B6\u6001	\u5728\u552E
basic resonator	crystal
type	XO (Standard)
Function	enable/disable (programmable)
output	LVPECL
Voltage - Power supply	3.3V
frequency stability	±50ppm
绝对牵引范围 (APR)	-
Operating temperature	-40°C ~ 85°C
spread spectrum bandwidth	-
Current - Power Supply (Maximum)	43mA
grade	-
Installation type	surface mount type
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
电流 - 供电（禁用）（最大值）	18mA
frequency	4.2 MHz
Basic product number	SI514

How to download a program written on Linux to run on hardware without an operating system: The question is a bit strange. The development experiment box is UPNET-2410, which is usually used under WINDOWS for development without an operating system. Use ADS1.2 to write the code. Then compile...; rqq2007 Linux and Android

Keil programming problem - unexpected results when changing the position of a code: ~~~~~~~~~Digital clock appears~~~~~~~~~~~#includereg52.h #define uchar unsigned char uchar DspFlag; //Display mode of digital tube uchar DspBit; //Digital tube bit scan uchar KeyFlag; //Key scan uchar...; 08zhzheng 51mcu

WINCE driver project outsourcing: There are two WINCE driver projects outsourcing: 1. Driver program for 16C554 multi-serial port chip under S3C2416 2. Sound driver for S3C2416 (the chip driver code under 2442 platform can be used as ...; wcs Embedded System

[Group Purchase] E-book: "Digital Logic Fundamentals and Verilog Design" (2nd Edition) Translated by Xia Yuwen (Ended): EEWORLD and ZX Open Source Technology Co., Ltd. ( http://www.zxopen.com ) jointly createdPurpose of the activity: To explore the way of FPGA design, promote, learn and exchange FPGA design technology,...; EEWORLD社区 FPGA/CPLD

Can software self-destruction technology be used to write a program to completely delete the data of the software or delete the data of the entire hard disk?: Can software self-destruction technology be used to write a program to completely delete the data of the software or delete the data of the entire hard disk? What books should I read? Can an expert gi...; fgfgfg Embedded System

Show the process of WEBENCH design + LED design multi-channel power supply: This is my first time using LED design. I can choose multiple inputs and outputs, and I can also choose chips. The parameters can be fixed. I use 12-24V DC for the input voltage and 50 degrees for the...; led2015 Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components