550CA38M8800DG datasheet, PDF - EEWORLD Datasheet

550CA38M8800DG: Description振荡器 38.88 MHz CMOS VCXO 3.3V 启用/禁用 6-SMD，无引线; CategoryPassive components oscillator; File Size287KB，16 Pages; ManufacturerSilicon Labs; Websitehttps://www.silabs.com

Download Datasheet Parametric View All

550CA38M8800DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550CA38M8800DG	-	-	View	Buy Now

振荡器 38.88 MHz CMOS VCXO 3.3V 启用/禁用 6-SMD，无引线

Parameter Name	Attribute value
category
Maker	Silicon Labs
series	Si550
Package	bring
basic resonator	crystal
type	VCXO
Function	enable/disable
output	CMOS
Voltage - Power supply	3.3V
frequency stability	±100ppm
绝对牵引范围 (APR)	±100ppm
Operating temperature	-40°C ~ 85°C
spread spectrum bandwidth	-
Current - Power Supply (Maximum)	98mA
grade	-
Installation type	surface mount type
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
电流 - 供电（禁用）（最大值）	75mA
frequency	38.88 MHz
Basic product number	SI550

Temperature and humidity automation control system - a technology-based project that benefits the people: [align=center][b][u]Temperature and humidity automation control system-technology benefiting the people project[/u][/b][/align][align=center][b][/b][/align][align=left][b][u]Editor: Jiu Chunjian Liu C...; l380730475 RF/Wirelessly

2012 Hubei Electronic Competition Questions: [i=s]This post was last edited by paulhyde on 2014-9-15 03:40[/i] Welcome to discuss...; kiwiQ Electronics Design Contest

When debugging my afx file in axd, there is no valid assembly code?: Use axd to load other people's afx files, and you can see the assembly code. I compiled the code, and there is no assembly code when using armlink hello -o hello.afx. How can I make my own afx file de...; z2008h Embedded System

dxp2004 learning: I have just started learning dxp2004, but there are many things I don’t understand. Does anyone have any recommended reference books or materials?...; 杨谨怿 PCB Design

[Design Tool] OpenOCD internal Jtag layer core code: OpenOCD internal Jtag layer core code. OpenOCD allows users to simulate Verilog through C code....; GONGHCU FPGA/CPLD

Our 9854 chip is made of an adapter board, is that ok? !: [i=s]This post was last edited by paulhyde on 2014-9-15 03:28[/i] Does anyone know that our AD9854 chip is first soldered on the adapter board, and then the peripheral PCB (with 2013) base is drawn an...; armahc Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components