EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

530CC64M8100DG

Description
振荡器 64.81 MHz CMOS XO(标准) 3.3V 启用/禁用 6-SMD,无引线
CategoryPassive components    oscillator   
File Size302KB,13 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

530CC64M8100DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530CC64M8100DG - - View Buy Now

530CC64M8100DG Overview

振荡器 64.81 MHz CMOS XO(标准) 3.3V 启用/禁用 6-SMD,无引线

530CC64M8100DG Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi530
Packagebring
\u96F6\u4EF6\u72B6\u6001\u5728\u552E
basic resonatorcrystal
typeXO (Standard)
Functionenable/disable
outputCMOS
Voltage - Power supply3.3V
frequency stability±7ppm
绝对牵引范围 (APR)-
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power Supply (Maximum)88mA
grade-
Installation typesurface mount type
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
电流 - 供电(禁用)(最大值)75mA
frequency64.81 MHz
Basic product numberSI530
Areas not supported include Data Access Objects (DAO) in evc
Areas not supported include Data Access Objects (DAO) in evc. How to solve this problem so that the program can compile successfully? Please guide me! !...
highsea Embedded System
Set-top box HD chip
What are the chips that support HD set-top boxes on the mainstream market?...
lipuman Embedded System
TMS320C6678 Development Routine User Manual Study 5
3.4.2 Hardware Test (Disable Cache and Use Cache) Modify the code in the main.c file to select the hardware test mode, as shown in the following figure: After recompiling, use the emulator to connect ...
火辣西米秀 Microcontroller MCU
The process of WEBENCH design +12V power supply circuit design generation
Previous designs were basically completed based on buck devices. This time I tried the solution of 5V to 12V. Let's see how it works. Requirements: input 5V-9V, output current <=0.5A Enter the relevan...
lonerzf Analogue and Mixed Signal
【Recruitment】FPGA Developer (Suzhou Industrial Park)
Job Description: 1. Complete FPGA programming, debugging and subsequent maintenance work according to customer needs 2. Engage in drawing embedded schematics Job Requirements: 1. Proficient in VHDL an...
gufudao FPGA/CPLD
SSDs Maintain Data Integrity: Read Retry
Intel introduced a method to maintain NAND data integrity in SSDs using a 20nm process at the Flash Summit. [/align][align=left][url=]http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2436  463  904  2498  1812  50  10  19  51  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号