EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

534MB000306DGR

Description
LVPECL XO(标准) 引脚可配置/可选择振荡器 3.3V 8-SMD,无引线
CategoryPassive components    oscillator   
File Size1023KB,12 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

534MB000306DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
534MB000306DGR - - View Buy Now

534MB000306DGR Overview

LVPECL XO(标准) 引脚可配置/可选择振荡器 3.3V 8-SMD,无引线

534MB000306DGR Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi534
PackageTape and Reel (TR)
\u96F6\u4EF6\u72B6\u6001\u5728\u552E
basic resonatorcrystal
typeXO (Standard)
Frequency - Output 1600MHz,640MHz,800MHz,1GHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVPECL
Voltage - Power supply3.3V
frequency stability±20ppm
Operating temperature-40°C ~ 85°C
Current - Power Supply (Maximum)121mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing8-SMD, no leads
电流 - 供电(禁用)(最大值)75 mA
Basic product numberSI534
Casio FX-CG50 calculator with micropython support
...
dcexpert MicroPython Open Source section
F28M35 watchdog issue
Dear technical experts, have you ever come into contact with F28M35? I am now using TI's kit to debug its watchdog routine. The program does not feed the watchdog and should reset continuously, but it...
jwdcoastline Microcontroller MCU
Small signal frequency response
The figure below shows the frequency response of an op amp. The x-axis is frequency and the y-axis is standard gain. What does the graph mean? As the frequency increases, the gain decreases, but G = 5...
zhangdaoyu Analog electronics
What are the functions and locations of capacitors of different sizes?
I am currently using a TI power chip. In addition to the common bypass capacitors such as 0.1uf and 0.01uf, and the common filter capacitors such as 10uf and 47uf, the manual wiring diagram also shows...
Yik PCB Design
stm32 has not field TIM_Channel can be solved. Are you saying there is an update to the ST library?
There is no output when making TIM2 square wave. The TIM configuration is as follows: TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; TIM_OCInitTypeDef TIM_OCInitStructure;/**/ TIM_DeInit(TIM2);/**/ /*...
xy03043126 stm32/stm8
Verilog HDL---General steps in designing finite state machines
( 1 ) Logical abstraction, deriving a state transition diagram. This is to express a given actual logical relationship as a temporal logic function, which can be described by a state transition table ...
捍卫真理 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 502  2646  2892  2645  811  11  54  59  17  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号