EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

530CB19M2000DG

Description
振荡器 19.2 MHz CMOS XO(标准) 3.3V 启用/禁用 6-SMD,无引线
CategoryPassive components    oscillator   
File Size302KB,13 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

530CB19M2000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530CB19M2000DG - - View Buy Now

530CB19M2000DG Overview

振荡器 19.2 MHz CMOS XO(标准) 3.3V 启用/禁用 6-SMD,无引线

530CB19M2000DG Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi530
Packagebring
\u96F6\u4EF6\u72B6\u6001\u5728\u552E
basic resonatorcrystal
typeXO (Standard)
Functionenable/disable
outputCMOS
Voltage - Power supply3.3V
frequency stability±20ppm
绝对牵引范围 (APR)-
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power Supply (Maximum)88mA
grade-
Installation typesurface mount type
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
电流 - 供电(禁用)(最大值)75mA
frequency19.2 MHz
Basic product numberSI530
EEWORLD University Hall ---- Infineon's new 12V brushless DC motor demonstration system introduction
Infineon's new 12V brushless DC motor demonstration system introduction : https://training.eeworld.com.cn/course/615...
chenyy Industrial Control Electronics
Does embedded development belong to hardware development or software development?
Does embedded development belong to hardware development or software development?...
yanxinghua Embedded System
What are the algorithms for transmitter nonlinear compensation?
I would like to ask: What are the algorithms for transmitter nonlinear compensation? I heard that there are: fitting, polynomial, least squares method, etc., but I don’t understand them, so I post thi...
yhye2world MCU
News Morning Express: Only LINEAR can achieve such a powerful performance
As the title says, let's take a look at the official introduction:...
tagetage Power technology
Is there any relationship between the sdf file generated by ISE and the constraints before synthesis?
For an RTL design, ISE place & route will generate an sdf file. If certain constraints are added to the RTL design before synthesis, will the generated sdf file change? Is there any relationship betwe...
曳尾鱼 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 848  17  2112  539  2510  18  1  43  11  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号