EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

530BA312M500DGR

Description
振荡器 312.5 MHz LVDS XO(标准) 3.3V 启用/禁用 6-SMD,无引线
CategoryPassive components    oscillator   
File Size302KB,13 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

530BA312M500DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530BA312M500DGR - - View Buy Now

530BA312M500DGR Overview

振荡器 312.5 MHz LVDS XO(标准) 3.3V 启用/禁用 6-SMD,无引线

530BA312M500DGR Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi530
PackageTape and Reel (TR)
\u96F6\u4EF6\u72B6\u6001\u5728\u552E
basic resonatorcrystal
typeXO (Standard)
Functionenable/disable
outputLVDS
Voltage - Power supply3.3V
frequency stability±50ppm
绝对牵引范围 (APR)-
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power Supply (Maximum)98mA
grade-
Installation typesurface mount type
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
电流 - 供电(禁用)(最大值)75mA
frequency312.5 MHz
Basic product numberSI530
Design of frame transceiver for multifunctional vehicle bus controller chip
1 Introduction With the development of embedded microcomputer control technology and fieldbus technology, the process control of modern trains has developed from a centralized direct digital control s...
frozenviolet Automotive Electronics
1_6GHz~2_8GHz broadband high gain low noise amplifier
The research and development of 1_6GHz~2_8GHz broadband high gain low noise amplifier is introduced. Using microwave broadband matching and CAD technology and network analysis method, a microwave ampl...
JasonYoo Analog electronics
Let's take a look at the project evaluation of AT91RM9200~?
Dedicated to embedded computing, providing embedded products, solutions and technical services. In today's society, the trend of electronicization and informatization continues to deepen in every micr...
紫麓寒枭 Embedded System
LAYOUT Notes
Preparation before layout: 1 Check whether the snap point is set correctly. The snap point is 0.1 for 08 process, 0.05 for 06 process, and 0.025 for 05 process. 2 The cell name cannot start with a num...
eeleader FPGA/CPLD
【Qinheng Trial】Add SPI reference #2
1. After completing the basic framework design, gradually increase the system to increase the call of system resources, this time increase SPI. 2. SPI requires 4 pins, SPI0 is used here, which occupie...
北方 Domestic Chip Exchange
Can an expert help me write a 4-point or 1-point FFT program in Verilog?
I want to learn how to write some algorithms in Verilog, but I don't know where to start. Can an expert help me write a 4-point or 1-point FFT program in Verilog? Thanks!...
cyz1909 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 779  368  1664  682  1206  16  8  34  14  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号