EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

554BD000323DG

Description
LVDS VCXO 引脚可配置/可选择振荡器 3.3V 8-SMD,无引线
CategoryPassive components    oscillator   
File Size989KB,15 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

554BD000323DG Online Shopping

Suppliers Part Number Price MOQ In stock  
554BD000323DG - - View Buy Now

554BD000323DG Overview

LVDS VCXO 引脚可配置/可选择振荡器 3.3V 8-SMD,无引线

554BD000323DG Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi554
Packagebring
\u96F6\u4EF6\u72B6\u6001\u5728\u552E
basic resonatorcrystal
typeVCXO
Frequency - Output 1108MHz,148.3516MHz,148.5MHz,156.25MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVDS
Voltage - Power supply3.3V
frequency stability±50ppm
Operating temperature-40°C ~ 85°C
Current - Power Supply (Maximum)108mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing8-SMD, no leads
电流 - 供电(禁用)(最大值)75 mA
Basic product numberSI554
HP8712ET/E4407B/HP8711B/TDS3014/HP8713B/HP8711C/13168727426
E4407B   Spectrum Analyzer 10HZ-26.5GHZ   Agilent HP8751A  Network Analyzer  5HZ-500MHZ   HP HP8753A Network Analyzer 300KHZ-3GHZ  HP HP8753ES  Network Analyzer 30KHZ-3GHZ  H HP8753D  Network Analyzer...
pygao280 Embedded System
The MegaCore Function in DSP builder has nothing.
There is no IP core in the MegaCore Function in DSP builder, but there is IP in the installed Quartus. How can I add the IP core in DSPbuilder? DSPbuilder is installed correctly because the sine wave ...
ljjshuishou FPGA/CPLD
STM8207 PA1 and PA2 are not working smoothly
I am using PA1 and PA2 of STM8207 as output pins, but I found that these pins are not controlled. These pins are also the input and output pins of external crystals, but in our system, no external cry...
owentangye stm32/stm8
Can the pulsating DC be directly input into the three-phase inverter bridge without filtering after rectification?
[b]As the title says, in a frequency converter, is it possible to directly input the pulsating DC into the three-phase inverter bridge without filtering after rectification? [/b]...
huahua123 Power technology
【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC (4)
[align=center][size=14px] IF Design of DU[/size][size=14px]CIC Design of FPGA Software Part[/size][/align] [align=center][size=14px][align=left]Cascaded Integrator Comb Filter (CIC) is a multi-rate fi...
muhan9 FPGA/CPLD
wince flash player spark example modified to display while parsing
Has anyone modified the spark example to display while parsing? If someone has modified it, can you give me some guidance? The code is a bit complicated. I hope experts who have done it can give me so...
xag1980 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 298  1809  534  2878  939  6  37  11  58  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号