EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

530NB19M4400DGR

Description
振荡器 19.44 MHz LVDS XO(标准) 3.3V 启用/禁用 6-SMD,无引线
CategoryPassive components    oscillator   
File Size302KB,13 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Download Datasheet Parametric View All

530NB19M4400DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530NB19M4400DGR - - View Buy Now

530NB19M4400DGR Overview

振荡器 19.44 MHz LVDS XO(标准) 3.3V 启用/禁用 6-SMD,无引线

530NB19M4400DGR Parametric

Parameter NameAttribute value
category
MakerSilicon Labs
seriesSi530
PackageTape and Reel (TR)
\u96F6\u4EF6\u72B6\u6001\u5728\u552E
basic resonatorcrystal
typeXO (Standard)
Functionenable/disable
outputLVDS
Voltage - Power supply3.3V
frequency stability±20ppm
绝对牵引范围 (APR)-
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power Supply (Maximum)98mA
grade-
Installation typesurface mount type
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
电流 - 供电(禁用)(最大值)75mA
frequency19.44 MHz
Basic product numberSI530
Graduation Project - Temperature Automatic Control System Based on Single Chip Microcomputer (DS18B20)
It's urgent. The first draft is due on the 16th. Please help me, XDJM....
zigo MCU
I would like to ask a question about wireless routing. Please help me.
Sorry for the jokes~~~ [u] Question 1: What wireless technology do wireless routers generally use? Question 2: What CPU and OS do wireless routers from manufacturers like CISCO, Huawei, TPLINK, D-LINK...
hxuan Embedded System
How to connect 3-wire I2S and 4-wire I2S?
When doing a project, I used STM32 and voice chip WM8974. The I2S interface of STM32 is standard 1. LRCLK 2. BCLK 3. SD, but the interface of WM8974 is 1. LRCLK 2. BCLK 3. VIN 4. VOUT. How to connect ...
fund123 Embedded System
How to realize the shaping of pulse signal in FPGA
The FPGA is used to collect frequency pulses, but the rising edge of the incoming pulse square wave rises too slowly. Since the FPGA clock is fast, the intermediate value will be collected. How can I ...
jasonshows FPGA/CPLD
Definition and Testing of Dynamic Parameters of High-Speed Analog-to-Digital Converters
Definition and Testing of Dynamic Parameters of High-Speed Analog-to-Digital Converters1. Dynamic parameters The parameter definitions and descriptions of the high-speed analog-to-digital converter (A...
fighting Analog electronics
I'm a newbie, I have a question.
If I want to check the function of each pin of stm32, where can I find it? Also, where can I find the design specifications of the minimum system?...
freeyounger stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 818  1239  780  1680  608  17  25  16  34  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号