LTC1454IN#PBF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> ADC/DAC - professional data collection> LTC1454IN#PBF

LTC1454IN#PBF: Description12 位数模转换器 2 16-PDIP; Categorysemiconductor ADC/DAC - professional data collection; File Size168KB，12 Pages; ManufacturerADI; Websitehttps://www.analog.com; Environmental Compliance

Download Datasheet Parametric View All

LTC1454IN#PBF Overview

12 位数模转换器 2 16-PDIP

LTC1454IN#PBF Parametric

Parameter Name	Attribute value
category
Maker	ADI
series	-
Package	Pipe fittings
Number of digits	12
Number of digital-to-analog converters	2
Setup time	14µs (standard)
Output type	Voltage - Buffered
Differential output	none
Data interface	SPI
Reference type	outside, inside
Voltage - Power Supply, Analog	5V
Voltage - Power Supply, Digital	5V
INL/DNL (LSB)	±2.5，±0.5（最大）
Architecture	R-2R
Operating temperature	-40°C ~ 85°C
Package/casing	16-DIP（0.300"，7.62mm）
Supplier device packaging	16-PDIP
Installation type	Through hole
Basic product number	LTC1454

Preview

Download Datasheet

View All

LTC1454/LTC1454L

Dual 12-Bit Rail-to-Rail

Micropower DACs

FEATURES

DESCRIPTION

The LTC

1454/LTC1454L are complete single supply,

dual rail-to-rail voltage output, 12-bit digital-to-analog

converters (DACs) in a 16-lead SO package. They include

an output buffer amplifier with variable gain (×1 or

and an easy-to-use 3-wire cascadable serial interface.

The LTC1454 has an onboard reference of 2.048V and a

full-scale output of 4.095V in a

2 gain configuration. It

operates from a single 4.5V to 5.5V supply.

The LTC1454L has an onboard 1.22V reference and a full-

scale output of 2.5V in a

2 gain configuration. It operates

from a single 2.7V to 5.5V supply.

Low power supply current, excellent DNL and small size

allow these parts to be used in a host of applications where

size, DNL and single supply operation are important.

12-Bit Resolution

Buffered True Rail-to-Rail Voltage Output

5V Operation, I

: 700µA Typ (LTC1454)

3V Operation, I

: 450µA Typ (LTC1454L)

Built-In Reference: 2.048V (LTC1454)

1.220V (LTC1454L)

CLR Pin

Power-On Reset

16-Lead SO Package

3-Wire Cascadable Serial Interface

Maximum DNL Error: 0.5LSB

Low Cost

APPLICATIONS

Digital Calibration

Industrial Process Control

Automatic Test Equipment

Cellular Telephones

, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

Daisy-Chained

Dual 12-Bit Rail-to-Rail DAC

Functional Block Diagram:

Control Outputs

LTC1454: 5V

LTC1454L: 3V TO 5V

9, 15

LTC1454: 2.048V

10 LTC1454L: 1.22V

REFOUT

REFHI B 14

0.5

0.4

0.3

DNL ERROR (LSB)

4 D

µP

3 CLK

5 CS/LD

6 D

OUT

12-BIT

DAC B

24-BIT

SHIFT

REG

AND

DAC

LATCH

OUT B

0.2

0.1

–0.1

–0.2

–0.3

–0.4

–0.5

512 1024 1536 2048 2560 3072 3584 4095

CODE

1454 G08

–

X1/X2 B 1

REFHI A

12-BIT

DAC A

OUT A

–

X1/X2 A

POWER-ON

RESET

CLR

REFLO

GND

1454 BD02

Differential Nonlinearity

vs Input Code

Recommended Resources

Car anti-theft alarm circuit (2)

Servo control system connection method

Voltage parallel negative feedback amplifier circuit

STK1050 audio IC circuit diagram

DSX-50A type infrared high temperature electronic disinfection cabinet circuit diagram

RC low frequency oscillator circuit

Why does dxp sp2 always jump to another layer when drawing a border range on the forbidden wiring layer?: Why does Protel DXP SP2 always jump to the layer when drawing the border range in the forbidden wiring layer? ? As soon as you start drawing the border, it will jump to the wiring layer by itself. I a...; 天道自然 PCB Design

Upgrading bootloader failed, check the short-circuit interfaces and study again: Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...; suoma NXP MCU

Can I add components to the vxsim simulation environment? How to configure vxworks: How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...; taoym101 Real-time operating system RTOS

How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.: Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....; zhengjiewen Linux and Android

[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1: The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...; GONGHCU FPGA/CPLD

The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !: I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...; chengchuanqing Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components