EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2911CDDB-1#TRMPBF

Description
监控器 推挽式/图腾柱 3 通道 8-DFN(3x2)
Categorysemiconductor    Multi-channel IC (PMIC)   
File Size250KB,20 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance
Download Datasheet Download user manual Parametric View All

LTC2911CDDB-1#TRMPBF Overview

监控器 推挽式/图腾柱 3 通道 8-DFN(3x2)

LTC2911CDDB-1#TRMPBF Parametric

Parameter NameAttribute value
category
MakerADI
series-
PackageTape and Reel (TR)
typemulti-pressure monitor
Voltage - Threshold3.086V, 4.675V, adjustable
outputPush-Pull/Totem Pole
resetLow effective
reset timeoutAdjustable/selectable
Operating temperature0°C ~ 70°C(TA)
Installation typesurface mount type
Package/casing8-WFDFN Exposed Pad
Supplier device packaging8-DFN(3x2)
Monitored voltage number3
Basic product numberLTC2911
FEATURES
n
n
LTC2911
Precision Triple Supply
Monitor with Power-Fail
Comparator
DESCRIPTION
The LTC
®
2911 is a low power, high accuracy triple supply
monitor with a power-fail comparator. Reset timeout may
be selected with an external capacitor or set to an internally
generated 200ms.
The V1 pin monitors a 3.3V supply. The V2 pin monitors a
5V, 2.5V, 1.8V, 1.2V or adjustable supply. A third adjustable
input has a nominal 0.5V threshold allowing a resistive
divider to configure its threshold. All three comparators
feature a tight 1.5% threshold accuracy over the entire
operating temperature range while a glitch filter ensures
reliable reset operation.
A spare comparator can be configured to provide early
warning of a low voltage condition. It causes the
PFO
output
to pull low when the voltage of the PFI input falls below 0.5V,
allowing the power-fail threshold to be configured with
a resistive divider. A latch feature on the TMR pin allows
the
RST
output to be latched to prevent system resets,
simplifying margin testing.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
Protected by U.S. Patents, including 6949965, 7292076.
n
n
n
n
n
n
n
n
Ultralow Voltage Reset: V
CC
= 0.5V Guaranteed
Monitors Three Inputs Simultaneously:
3.3V, 5V, ADJ (LTC2911-1)
3.3V, 2.5V, ADJ (LTC2911-2)
3.3V, 1.8V, ADJ (LTC2911-3)
3.3V, 1.2V, ADJ (LTC2911-4)
3.3V, ADJ, ADJ (LTC2911-5)
±1.5% Threshold Accuracy
Power-Fail Monitor
RST
State Can Be Held for Margining
Low Supply Current: 30µA Typical
Input Glitch Immunity
Adjustable Reset Timeout Period
Selectable Internal Timeout Saves Components
Space Saving 8-Lead TSOT-23 and 3mm
×
2mm DFN
Packages
APPLICATIONS
n
n
n
Network Servers
Desktop and Notebook Computers
Automotive and Industrial Electronics
TYPICAL APPLICATION
RST
Output Voltage With 10k Pull-Up to V1
3.3V
2.5V
DC/DC
CONVERTER 1.0V
TMR
V1
76.8k
RESET
LOBAT
10k
V
RST
(V)
SYSTEM
LOGIC
6
5
4
3
2
1
t
RST
= 200ms
2911 TA01a
V1 = V2
RST
V2
PFO
LTC2911-2
ADJ
PFI
+
Li-Ion
BATTERY
STACK
576k
100k
100k
GND
0
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5
V1 (V)
2911 TA01b
2911f
1
[Ask TI] DM365 binding eth0 issue
Hello experts, I am using dm365 to do a project. The kernel is linux-2.6.18. I need to use the bonding driver to bond the wired and wifi dual network cards. Bonding and ifenslave are built-in to the k...
Dehone DSP and ARM Processors
Homemade USBISP download cable
E. 1 Problem statement In the process of AVR teaching and development application practice for many years, the author has been using the ISP download cable compatible with STK200/STK300 recommended in...
fengzilele MCU
Can current DSP realize software radio (SDR) in the absolute sense?
It doesn't necessarily mean high-frequency digital communication, but general medium wave/short wave/FM receivers.What I mean in absolute terms is: antenna->A/D->DSP->power amplifier .Perhaps the bott...
luoshen DSP and ARM Processors
I have a little confusion and hope to get an answer (very anxious)
I am a senior student and will graduate soon. I am studying electronic information engineering. I am now learning 51 single-chip microcomputer because I think it is easy to get started, but I don’t wa...
9043075 Embedded System
[FPGA Open Source Tutorial Series] Chapter 7 State Machine Design Example
[align=center][color=#000][size=15px][b][size=6]State Machine Design Example[/size][/b][/size][/color][/align][align=center][color=#000][size=15px][b][size=6] [/size][/b][/size][/color][/align][align=...
芯航线跑堂 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2576  634  2841  2886  2642  52  13  58  59  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号