W9751G6NB25I datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> memory> W9751G6NB25I

W9751G6NB25I: DescriptionSDRAM - DDR2 存储器 IC 512Mb 并联 400 MHz 57.5 ns 84-VFBGA（8x12.5）; Categorysemiconductor memory; ManufacturerWinbond Electronics Corporation; Websitehttp://www.winbond.com.tw; Environmental Compliance

Download Datasheet Parametric View All

W9751G6NB25I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	W9751G6NB25I	-	-	View	Buy Now

W9751G6NB25I Overview

SDRAM - DDR2 存储器 IC 512Mb 并联 400 MHz 57.5 ns 84-VFBGA（8x12.5）

W9751G6NB25I Parametric

Parameter Name	Attribute value
category
Maker	Winbond Electronics Corporation
series	-
Package	tray
memory type	Volatile
memory format	DRAM
technology	SDRAM - DDR2
storage	512Mb
memory organization	32M x 16
memory interface	in parallel
Clock frequency	400 MHz
Write cycle time - words, pages	15ns
interview time	57.5 ns
Voltage - Power supply	1.7V ~ 1.9V
Operating temperature	-40°C ~ 95°C（TC）
Installation type	surface mount type
Package/casing	84-VFBGA
Supplier device packaging	84-VFBGA（8x12.5）
Basic product number	W9751G6

Preview

Download Datasheet

View All

W9751G6NB



4 BANKS



16 BIT DDR2 SDRAM

Table of Contents-

8.1

8.2

GENERAL DESCRIPTION ................................................................................................................... 4

FEATURES ........................................................................................................................................... 4

ORDER INFORMATION ....................................................................................................................... 5

KEY PARAMETERS ............................................................................................................................. 5

BALL CONFIGURATION ...................................................................................................................... 6

BALL DESCRIPTION ............................................................................................................................ 7

BLOCK DIAGRAM ................................................................................................................................ 8

FUNCTIONAL DESCRIPTION .............................................................................................................. 9

Power-up and Initialization Sequence ................................................................................................... 9

Mode Register and Extended Mode Registers Operation ................................................................... 10

8.2.1

Mode Register Set Command (MRS)............................................................................... 10

8.2.2

Extend Mode Register Set Commands (EMRS) .............................................................. 11

8.2.2.1

Extend Mode Register Set Command (1), EMR (1) ................................................ 11

8.2.2.2

DLL Enable/Disable ................................................................................................ 12

8.2.2.3

Extend Mode Register Set Command (2), EMR (2)................................................ 13

8.2.2.4

Extend Mode Register Set Command (3), EMR (3) ................................................ 14

8.2.3

Off-Chip Driver (OCD) Impedance Adjustment ................................................................ 15

8.2.3.1

Extended Mode Register for OCD Impedance Adjustment .................................... 16

8.2.3.2

OCD Impedance Adjust .......................................................................................... 16

8.2.3.3

Drive Mode ............................................................................................................. 17

8.2.4

On-Die Termination (ODT) ............................................................................................... 18

8.2.5

ODT related timings ......................................................................................................... 18

8.2.5.1

MRS command to ODT update delay ..................................................................... 18

Command Function ............................................................................................................................. 20

8.3.1

Bank Activate Command.................................................................................................. 20

8.3.2

Read Command ............................................................................................................... 20

8.3.3

Write Command ............................................................................................................... 21

8.3.4

Burst Read with Auto-precharge Command..................................................................... 21

8.3.5

Burst Write with Auto-precharge Command ..................................................................... 21

8.3.6

Precharge All Command .................................................................................................. 21

8.3.7

Self Refresh Entry Command .......................................................................................... 21

8.3.8

Self Refresh Exit Command ............................................................................................. 22

8.3.9

Refresh Command ........................................................................................................... 22

8.3.10

No-Operation Command .................................................................................................. 23

8.3.11

Device Deselect Command.............................................................................................. 23

Read and Write access modes ........................................................................................................... 23

8.4.1

8.4.1.1

Posted

CAS

................................................................................................................... 23

Examples of posted

CAS

operation ..................................................................... 23

8.3

8.4

8.5

8.6

8.4.2

Burst mode operation ....................................................................................................... 24

8.4.3

Burst read mode operation ............................................................................................... 25

8.4.4

Burst write mode operation .............................................................................................. 25

8.4.5

Write data mask ............................................................................................................... 26

Burst Interrupt ..................................................................................................................................... 26

Precharge operation............................................................................................................................ 27

Publication Release Date: Oct. 22, 2019

Revision: A01

-1-

W9751G6NB

8.6.1

Burst read operation followed by precharge..................................................................... 27

8.6.2

Burst write operation followed by precharge .................................................................... 27

8.7

Auto-precharge operation ................................................................................................................... 27

8.7.1

Burst read with Auto-precharge ....................................................................................... 28

8.7.2

Burst write with Auto-precharge ....................................................................................... 28

8.8

Refresh Operation ............................................................................................................................... 29

8.9

Power Down Mode .............................................................................................................................. 29

8.9.1

Power Down Entry ........................................................................................................... 30

8.9.2

Power Down Exit .............................................................................................................. 30

8.10 Input clock frequency change during precharge power down ............................................................. 30

9.1

9.2

9.3

9.4

9.5

10.

OPERATION MODE ........................................................................................................................... 31

Command Truth Table ........................................................................................................................ 31

Clock Enable (CKE) Truth Table for Synchronous Transitions ........................................................... 32

Data Mask (DM) Truth Table ............................................................................................................... 32

Function Truth Table ........................................................................................................................... 33

Simplified Stated Diagram ................................................................................................................... 36

ELECTRICAL CHARACTERISTICS ................................................................................................... 37

10.1 Absolute Maximum Ratings ................................................................................................................ 37

10.2 Operating Temperature Condition ....................................................................................................... 37

10.3 Recommended DC Operating Conditions ........................................................................................... 37

10.4 ODT DC Electrical Characteristics ...................................................................................................... 38

10.5 Input DC Logic Level ........................................................................................................................... 38

10.6 Input AC Logic Level ........................................................................................................................... 38

10.7 Capacitance ........................................................................................................................................ 39

10.8 Leakage and Output Buffer Characteristics ........................................................................................ 39

10.9 DC Characteristics .............................................................................................................................. 40

10.10

IDD Measurement Test Parameters .......................................................................................... 42

10.11

AC Characteristics ..................................................................................................................... 43

10.11.1

AC Characteristics and Operating Condition for -18/18I/18J speed grade ....................... 43

10.11.2

AC Characteristics and Operating Condition for -25/25I/25J/-3/-3I/-3J speed grade ....... 45

10.12

AC Input Test Conditions ........................................................................................................... 66

10.13

Differential Input/Output AC Logic Levels .................................................................................. 66

10.14

AC Overshoot / Undershoot Specification ................................................................................. 67

10.14.1

AC Overshoot / Undershoot Specification for Address and Control Pins: ........................ 67

10.14.2

AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins: ......... 67

11.1

11.2

11.3

11.4

11.5

11.6

11.7

11.8

11.9

11.10

11.11

11.12

11.13

11.14

TIMING WAVEFORMS ....................................................................................................................... 68

Command Input Timing ....................................................................................................................... 68

ODT Timing for Active/Standby Mode ................................................................................................. 69

ODT Timing for Power Down Mode .................................................................................................... 69

ODT Timing mode switch at entering power down mode .................................................................... 70

ODT Timing mode switch at exiting power down mode ...................................................................... 71

Data output (read) timing .................................................................................................................... 72

Burst read operation: RL=5 (AL=2, CL=3, BL=4) ................................................................................ 72

Data input (write) timing ...................................................................................................................... 73

Burst write operation: RL=5 (AL=2, CL=3, WL=4, BL=4) .................................................................... 73

Seamless burst read operation: RL = 5 ( AL = 2, and CL = 3, BL = 4) ...................................... 74

Seamless burst write operation: RL = 5 ( WL = 4, BL = 4)......................................................... 74

Burst read interrupt timing: RL =3 (CL=3, AL=0, BL=8) ............................................................. 75

Burst write interrupt timing: RL=3 (CL=3, AL=0, WL=2, BL=8) .................................................. 75

Write operation with Data Mask: WL=3, AL=0, BL=4) ............................................................... 76

11.

Publication Release Date: Oct. 22, 2019

Revision: A01

-2-

W9751G6NB

11.15

Burst read operation followed by precharge: RL=4 (AL=1, CL=3, BL=4, tRTP ≤ 2clks) ............ 77

11.16

Burst read operation followed by precharge: RL=4 (AL=1, CL=3, BL=8, tRTP ≤ 2clks) ............ 77

11.17

Burst read operation followed by precharge: RL=5 (AL=2, CL=3, BL=4, tRTP ≤ 2clks) ............ 78

11.18

Burst read operation followed by precharge: RL=6 (AL=2, CL=4, BL=4, tRTP ≤ 2clks) ............ 78

11.19

Burst read operation followed by precharge: RL=4 (AL=0, CL=4, BL=8, tRTP > 2clks) ............ 79

11.20

Burst write operation followed by precharge: WL = (RL-1) = 3 .................................................. 79

11.21

Burst write operation followed by precharge: WL = (RL-1) = 4 .................................................. 80

11.22

Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL=8, tRTP ≤ 2clks) ............... 80

11.23

Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL=4, tRTP > 2clks) ............... 81

11.24

Burst read with Auto-precharge followed by an activation to the same bank (tRC Limit): RL=5

(AL=2, CL=3, internal tRCD=3, BL=4, tRTP ≤ 2clks) ....................................................................................... 81

11.25

Burst read with Auto-precharge followed by an activation to the same bank (tRP Limit): RL=5

(AL=2, CL=3, internal tRCD=3, BL=4, tRTP ≤ 2clks)....................................................................................... 82

11.26

Burst write with Auto-precharge (tRC Limit): WL=2, WR=2, BL=4, tRP=3 ................................. 82

11.27

Burst write with Auto-precharge (WR + tRP Limit): WL=4, WR=2, BL=4, tRP=3 ....................... 83

11.28

Self Refresh Timing ................................................................................................................... 83

11.29

Basic Power Down Entry and Exit Timing.................................................................................. 84

11.30

Precharged Power Down Entry and Exit Timing ........................................................................ 84

11.31

Clock frequency change in precharge Power Down mode ........................................................ 85

12.

13.

PACKAGE SPECIFICATION .............................................................................................................. 86

REVISION HISTORY .......................................................................................................................... 87

Publication Release Date: Oct. 22, 2019

Revision: A01

-3-

Recommended Resources

An operational amplifier with very high amplification

Step and step back given excitation part circuit

Charging circuit diagram composed of U2402B

The other uses autotransformer and time relay starting control

Light rod amplifier circuit

Light pen circuit

EVC dialog focus issue: BOOL CScanDlg::OnInitDialog() {CDialog::OnInitDialog(); GetDlgItem(IDC_EDIT1)->SetFocus()； } Is there something wrong with the code? Why can't edit1 get the focus after running? Is there any way to ma...; swiwi Embedded System

Use FLASHBURN software to burn DM642 under CCS3.3: [color=#252525][size=14px] You can also install FLASHBURN software to burn DM642 when using CCS3.3. -[/size][/color] [color=#252525][size=14px] After installing CCS3.3, install FLASHBURN2.71. Open CCS...; Jacktang Microcontroller MCU

Error in assembly "System.Web.Services"!: When making a PDA application, I encountered the following error: D:\WebService2\WebService2\TestWebService\Form1.cs(26,13): Error CS0012: The type "System.Web.Services.WebService" is defined in an as...; MOWANWTO Embedded System

How much outdated knowledge is still circulating on the Internet: The reason for posting this post is as follows: A saw an article that looked very impressive, teaching everyone how to design PCB, so he shared it with everyone. As a result, everyone found that the s...; okhxyyo PCB Design

Infrared 9148 decoding: Excuse me, does anyone have the infrared 9148 decoding program? Let's discuss it....; dongjie_0000 stm32/stm8

Has anyone in the forum used the xilinx xupv2p development board? ? I would like to ask for advice!: As the title says, thank you! I hope I can consult friends who have used it about this development board. Thank you!...; zqzq501311 FPGA/CPLD

C language code for simulating serial port

This program is written to simulate the serial port hardware mechanism. When used, a timed interrupt can be set with a time interval of 1/4 baud rate. The receiving function is called once for ea...[Details]
Optimization of C language program structure in single chip microcomputer system

In early 2002, I started to write a working program for an IC card prepaid electricity meter. The meter used Philips' 8-bit 51-expanded single-chip microcomputer 87LPC764 , and wa...[Details]
VXIbus Test Design

introduction In the discharge process of tokamak plasma physics, the study of rupture and sawtooth is of great significance. Rupture and sawtooth exist in most tokamaks. Rupture is a notew...[Details]
Power system communication supports the development of digital power supply

Introduction Power subsystems are becoming more and more integrated into the overall system. Power systems have moved from being separate "essential dangerous devices" to being monitorable...[Details]
Low-power LED general lighting applications below 30 W

In recent years, lighting has become an important area that countries around the world are targeting to promote energy conservation and environmental protection. According to statistics, about 20% ...[Details]
Application of DSP/BIOS in Power Quality Monitoring Terminal

DSP (digital signal processor) is used more and more frequently in today's engineering applications. There are three main reasons for this: first, it has powerful computing power and is capable of ...[Details]
PIC microcontroller C language programming (2)

5. Identifiers and keywords of C language A complete PIC microcontroller C language program usually consists of six parts: include files (i.e. header files 1, variable definitions, variable de...[Details]
Parallel expansion method of P0 input/output port of MCS-51 single chip computer

Among the many members of the single-chip microcomputer family, the MCS-51 series of single-chip microcomputers has occupied the main market of industrial measurement and control and automation eng...[Details]
MCU timer/counter mode control word

From the previous section, we have learned that the timer/counter in the microcontroller can have multiple uses, so how can I make them work for the purpose I need? This requires setting the timer/...[Details]
High voltage inverter selection considerations

1. Disadvantages of choosing too high a voltage level Choosing too high a voltage level will result in too high an investment and a long payback period. As the voltage level increases, the...[Details]
How to make portable products produce spatial audio

hint: The number of speakers and their spacing limit the sound field of a portable stereo system. Spatial audio attempts to artificially recreate the experience of listening to sounds i...[Details]
Application of WEINVIEW touch screen in solar photovoltaic grid-connected inverter

Abstract: In recent years, with the establishment and grid-connected power generation of a large number of solar photovoltaic power stations at home and abroad, photovoltaic grid-connected inverter...[Details]
Design of Adaptive Digital Sensor Based on FPGA

Abstract: The output of high-range acceleration sensor is less than 10 mV under the excitation of small signal. The noise of traditional test system may cover such small voltage signal, so that hig...[Details]
Interface and Program Design between 12-bit A/D Converter ADS7804 and 51 Single-chip Microcomputer

1 Basic Features In computer control systems and various intelligent instruments and meters composed of single-chip microcomputers (or microprocessors), various external analog signals must be ...[Details]
IP core verification based on VHDL language

Introduction Today, as IC (integrated circuit) has developed to a super-large scale, IC design based on IP (Intellectual Property) cores and their reuse are important means to ensure the ef...[Details]

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components