5962-8969002LA datasheet, PDF - EEWORLD Datasheet

5962-8969002LA: DescriptionSRAM - 同步存储器 IC 16Kb（2K x 8）并联 20 ns 24-CDIP; Categorysemiconductor memory; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/; Environmental Compliance

Download Datasheet Parametric View All

5962-8969002LA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5962-8969002LA	-	-	View	Buy Now

SRAM - 同步存储器 IC 16Kb（2K x 8）并联 20 ns 24-CDIP

Parameter Name	Attribute value
category
Maker	Renesas Electronics Corporation
series	-
Package	Pipe fittings
memory type	Volatile
memory format	SRAM
technology	SRAM - Synchronous
storage	16Kb（2K x 8）
memory interface	in parallel
Write cycle time - words, pages	20ns
interview time	20 ns
Voltage - Power supply	4.5V ~ 5.5V
Operating temperature	-55°C ~ 125°C（TA）
Installation type	Through hole
Package/casing	24-CDIP（0.300"，7.62mm）
Supplier device packaging	24-CDIP
Basic product number	6116

Meteor lamp designed by single chip microcomputer: A meteor lamp made of STC12C2052 (a shortened version of AT89C52). The original diagram and PCB are inside. I have made and debugged this circuit before. OK, if you want to make it, you can send me a ...; 弓虽强008 51mcu

51 Enhanced Board: [size=4]I have a stc12c5a60s2 enhanced 51 microcontroller, the data shows that it is 1T, and the timer can be set to 12T or 1T. Now I have a question, does this microcontroller always run at 1T? I hav...; 麻滴滴 51mcu

How to implement ZigBee sleep and wakeup: CC2530 has 3 sleep modes. PM2 mode is more power-saving and can be awakened by time. PM3 mode is the most power-saving but can only be awakened by external interrupts.1. After the sensor in sensordemo...; wateras1 RF/Wirelessly

Questions about AD7705: I use MSP430 to control AD7705, but DRDY is always high. Why?...; tanzhiying Microcontroller MCU

[Note]. A Verilog method for writing bidirectional ports. [Verilog]: Basic ideaFigure 1 Basic block diagram of a bidirectional portAs shown in Figure 1, when io_en is 0, the tri-state gate is opened, and data is input from i_dat to io_dat; when io_en is 1, the tri-stat...; yuphone FPGA/CPLD

【Low power consumption】Xilinx low power consumption design: ...; ddllxxrr FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components