EEWORLDEEWORLDEEWORLD

Part Number

Search

DN3545ND

Description
N-Channel Depletion-Mode Vertical DMOS FETs
File Size100KB,4 Pages
ManufacturerSUTEX
Websitehttp://www.supertex.com/
Download Datasheet View All

DN3545ND Overview

N-Channel Depletion-Mode Vertical DMOS FETs

DN3545
N-Channel Depletion-Mode
Vertical DMOS FETs
Ordering Information
BV
DSX
/
BV
DGX
450V
*
Same as SOT-89.
R
DS(ON)
(max)
20Ω
I
DSS
(min)
200mA
Order Number / Package
TO-92
DN3545N3
TO-243AA*
DN3545N8
Die
DN3545ND
Product marking for TO-243AA:
DN5M❋
Where
= 2-week alpha date code
Product shipped on 2000 piece carrier tape reels.
Features
High input impedance
Low input capacitance
Fast switching speeds
Low on resistance
Free from secondary breakdown
Low input and output leakage
Advanced DMOS Technology
These depletion-mode (normally-on) transistors utilize an ad-
vanced vertical DMOS structure and Supertex’s well-proven
silicon-gate manufacturing process. This combination produces
devices with the power handling capabilities of bipolar transis-
tors and with the high input impedance and positive temperature
coefficient inherent in MOS devices. Characteristic of all MOS
structures, these devices are free from thermal runaway and
thermally-induced secondary breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a wide range
of switching and amplifying applications where high breakdown
voltage, high input impedance, low input capacitance, and fast
switching speeds are desired.
Applications
Normally-on switches
Solid state relays
Converters
Constant current sources
Power supply circuits
Telecom
Package Options
D
Absolute Maximum Ratings
Drain-to-Source Voltage
Drain-to-Gate Voltage
Gate-to-Source Voltage
Operating and Storage Temperature
Soldering Temperature*
*
Distance of 1.6 mm from case for 10 seconds.
BV
DSX
BV
DGX
±
20V
-55°C to +150°C
300°C
G
D
S
TO-243AA
(SOT-89)
SGD
TO-92
Note:
See Package Outline section for dimensions.
12/13/01
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
1
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
Those who have used Advantech PCL816 card have a look
This is my first time to adjust the board, and I encountered some problems. I am looking for a solution urgently, thank you! [img=http://hi.eeworld.net/space-5050202-do-album-picid-501087.html] [/img]...
sbanyv Embedded System
If you want to offset a pointer by 18 bytes during programming, how would you write it?
From EEWORLD moderator group ( 68652484) For example, mbuf_t *m; want to offset m to a higher address by 18 bytes...
帅云霓 Embedded System
C2000 chip programming method
TI generally recommends the following for programming chips: ◆Less than 1000: Use JTAG to program or program through the serial port. M3, C2000 do not have tools like MSP430 GANG430. There may be some...
dontium Microcontroller MCU
How to understand the AC equipotential mentioned in course 3.3.4
[size=5][b]Discussion based on the lecture on basic knowledge of electronic circuits [url=https://training.eeworld.com.cn/course/3818]https://training.eeworld.com.cn/course/3818[/url][/b][/size] How s...
鬼谷第九 Power technology
Request carrier transmitter and carrier receiver schematic diagram
[i=s] This post was last edited by paulhyde on 2014-9-15 09:50 [/i] Requirements for carrier transmitter: It is composed of COMS gate circuits and RC components. Wide and narrow pulse sequences modula...
yuda868 Electronics Design Contest
How to control the level of IO port during FPGA programming
RT uses an Altera FPGA. When programming the JTAG, the other IO ports will be pulled high instead of tri-state, which will burn out my peripheral circuits. Is there any way to configure it? Set the st...
jatamatadada FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 404  1988  1707  608  1665  9  41  35  13  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号